Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Effective FPGA Resource Utilization for Quasi Delay Insensitive ..."

Yi-Fan Evan Chang, Ruei-Yang Huang, Jie-Hong R. Jiang (2019)

> Home

Details and statistics

DOI: 10.1109/ASYNC.2019.00011

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/async/ChangHJ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/async/ChangHJ19
Yi-Fan Evan Chang, Ruei-Yang Huang, Jie-Hong R. Jiang:
Effective FPGA Resource Utilization for Quasi Delay Insensitive Implementation of Asynchronous Circuits. ASYNC 2019: 19-26

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.