"Clock period minimization with minimum area overhead in high-level ..."

Wen-Pin Tu, Shih-Hsu Huang, Chun-Hua Cheng (2012)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2012.6164953

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/TuHC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/TuHC12
Wen-Pin Tu, Shih-Hsu Huang, Chun-Hua Cheng:
Clock period minimization with minimum area overhead in high-level synthesis of nonzero clock skew circuits. ASP-DAC 2012: 245-250

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.