"A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS."

Zhixiang Chen et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2013.6509569

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChenPZOZG13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChenPZOZG13
Zhixiang Chen, Xiao Peng, Xiongxin Zhao, Leona Okamura, Dajiang Zhou, Satoshi Goto:
A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS. ASP-DAC 2013: 87-88

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.