"A 10b 250MS/s SAR ADC with Speed-Enhanced SAR Logic and Free Time More ..."

Shumin Zhang et al. (2019)

Details and statistics

DOI: 10.1109/ASICON47005.2019.8983593

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

a service of  Schloss Dagstuhl - Leibniz Center for Informatics