default search action
"A Low Complexity and a Low Latency Bit Parallel Systolic Multiplier over ..."
Soonhak Kwon (2003)
- Soonhak Kwon:
A Low Complexity and a Low Latency Bit Parallel Systolic Multiplier over GF(2m) Using an Optimal Normal Basis of Type II. IEEE Symposium on Computer Arithmetic 2003: 196-
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.