"Reduced-precision Algorithm-based Fault Tolerance for FPGA-implemented ..."

James J. Davis, Peter Y. K. Cheung (2016)

> Home

Details and statistics

DOI: 10.1007/978-3-319-30481-6_31

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/arc/DavisC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arc/DavisC16
James J. Davis, Peter Y. K. Cheung:
Reduced-precision Algorithm-based Fault Tolerance for FPGA-implemented Accelerators. ARC 2016: 361-368

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.