"An Evaluation of High-Throughput Scalable Radix-4 FFT Processor ..."

Tomotaka Kawabata, Hiroshi Tsutsui (2020)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-11

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/apsipa/KawabataT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apsipa/KawabataT20
Tomotaka Kawabata, Hiroshi Tsutsui:
An Evaluation of High-Throughput Scalable Radix-4 FFT Processor Architecture Using Fixed-Point Arithmetic. APSIPA 2020: 114-117

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.