"Stacked Active Loads For Low Power, High Speed GaAs Digital Circuits (SALFL)."

A. K. Mrunal, M. A. Shirasgaonkar, Rajendra M. Patrikar (2006)

Details and statistics

DOI: 10.1109/APCCAS.2006.342504

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-13

a service of  Schloss Dagstuhl - Leibniz Center for Informatics