"A High-Performance VLSI Architecture for Intra Prediction and Mode ..."

Yu-Chien Kao et al. (2006)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2006.342532

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/KaoKLHLHL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/KaoKLHLHL06
Yu-Chien Kao, Huang-Chih Kuo, Yin-Tzu Lin, Chia-Wen Hou, Yi-Hsien Li, Hao-Tin Huang, Youn-Long Lin:
A High-Performance VLSI Architecture for Intra Prediction and Mode Decision in H.264/AVC Video Encoding. APCCAS 2006: 562-565

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.