"Paged cache: an efficient partition architecture for reducing power, area ..."

Yen-Jen Chang, Feipei Lai (2002)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2002.1115309

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/ChangL02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/ChangL02
Yen-Jen Chang, Feipei Lai:
Paged cache: an efficient partition architecture for reducing power, area and access time. APCCAS (2) 2002: 473-478

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.