Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Energy-Efficient Accelerator Design with 3D-SRAM and Hierarchical ..."

Chin-Yang Lo, Po-Tsang Huang, Wei Hwang (2020)

> Home

Details and statistics

DOI: 10.1109/AICAS48895.2020.9073944

access: closed

type: Conference or Workshop Paper

metadata version: 2020-05-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aicas/LoHH20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aicas/LoHH20
Chin-Yang Lo, Po-Tsang Huang, Wei Hwang:
Energy-Efficient Accelerator Design with 3D-SRAM and Hierarchical Interconnection Architecture for Compact Sparse CNNs. AICAS 2020: 320-323

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.