Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Approximate TMR for selective error mitigation in FPGAs based on ..."

Antonio Sanchez-Clemente, Luis Entrena, Fernanda Lima Kastensmidt (2018)

> Home

Details and statistics

DOI: 10.1109/AHS.2018.8541485

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ahs/Sanchez-Clemente18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ahs/Sanchez-Clemente18
Antonio Sanchez-Clemente, Luis Entrena, Fernanda Lima Kastensmidt:
Approximate TMR for selective error mitigation in FPGAs based on testability analysis. AHS 2018: 112-119

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.