"A speed oriented fully automatic layout program for random logic VLSI devices."

A. Feller, Richard B. Noto (1978)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2019-08-20

- no documents available
- export record
  dblp key:
  - conf/afips/FellerN78
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/afips/FellerN78
A. Feller, Richard B. Noto:
A speed oriented fully automatic layout program for random logic VLSI devices. AFIPS National Computer Conference 1978: 303-311

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.