"On the Design of Nanoscale CMOS Threshold-Logic Adders."

Mawahib Hussein Sulieman, Zakaria FadlAlrnoula Himat (2018)

> Home

Details and statistics

DOI: 10.1109/SSD.2018.8570602

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/IEEEssd/SuliemanH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEssd/SuliemanH18
Mawahib Hussein Sulieman, Zakaria FadlAlrnoula Himat:
On the Design of Nanoscale CMOS Threshold-Logic Adders. SSD 2018: 1037-1040

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.