"A Novel Approach for FPGA Implementation of Register Exchange Based ..."

Anil Kumar, V. Ravichandran, S. Sudhakar (2019)

> Home

Details and statistics

DOI: 10.1109/ANTS47819.2019.9118163

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/IEEEants/KumarRS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEants/KumarRS19
Anil Kumar, V. Ravichandran, S. Sudhakar:
A Novel Approach for FPGA Implementation of Register Exchange Based Viterbi Decoder and Re-Encoding based Node Synchronizer. ANTS 2019: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.