BibTeX record journals/ijcse/VenkataratnamG06

download as .bib file

@article{DBLP:journals/ijcse/VenkataratnamG06,
  author       = {Aranggan Venkataratnam and
                  Ashok K. Goel},
  title        = {Design and simulation of logic gates using single electron transistors
                  at room temperature},
  journal      = {Int. J. Comput. Sci. Eng.},
  volume       = {2},
  number       = {3/4},
  pages        = {179--188},
  year         = {2006},
  url          = {https://doi.org/10.1504/IJCSE.2006.012770},
  doi          = {10.1504/IJCSE.2006.012770},
  timestamp    = {Thu, 30 Jul 2020 14:27:55 +0200},
  biburl       = {https://dblp.org/rec/journals/ijcse/VenkataratnamG06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.