BibTeX record conf/isvlsi/FlachRPJR13

download as .bib file

@inproceedings{DBLP:conf/isvlsi/FlachRPJR13,
  author       = {Guilherme Flach and
                  Tiago Reimann and
                  Gracieli Posser and
                  Marcelo O. Johann and
                  Ricardo Reis},
  title        = {Simultaneous gate sizing and Vth assignment using Lagrangian Relaxation
                  and delay sensitivities},
  booktitle    = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2013, Natal,
                  Brazil, August 5-7, 2013},
  pages        = {84--89},
  publisher    = {{IEEE} Computer Socity},
  year         = {2013},
  url          = {https://doi.org/10.1109/ISVLSI.2013.6654627},
  doi          = {10.1109/ISVLSI.2013.6654627},
  timestamp    = {Fri, 24 Mar 2023 00:02:42 +0100},
  biburl       = {https://dblp.org/rec/conf/isvlsi/FlachRPJR13.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.