BibTeX record conf/iscas/LeeLPN10

download as .bib file

@inproceedings{DBLP:conf/iscas/LeeLPN10,
  author       = {Jaejun Lee and
                  Sungho Lee and
                  Joontae Park and
                  Sangwook Nam},
  title        = {Architecture of a multi-slot main memory system for 3.2 Gbps operation},
  booktitle    = {International Symposium on Circuits and Systems {(ISCAS} 2010), May
                  30 - June 2, 2010, Paris, France},
  pages        = {3857--3860},
  publisher    = {{IEEE}},
  year         = {2010},
  url          = {https://doi.org/10.1109/ISCAS.2010.5537702},
  doi          = {10.1109/ISCAS.2010.5537702},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/LeeLPN10.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.