BibTeX record conf/fpl/LavinPGNHW10

download as .bib file

@inproceedings{DBLP:conf/fpl/LavinPGNHW10,
  author       = {Christopher Lavin and
                  Marc Padilla and
                  Subhrashankha Ghosh and
                  Brent E. Nelson and
                  Brad L. Hutchings and
                  Michael J. Wirthlin},
  title        = {Using Hard Macros to Reduce {FPGA} Compilation Time},
  booktitle    = {International Conference on Field Programmable Logic and Applications,
                  {FPL} 2010, August 31 2010 - September 2, 2010, Milano, Italy},
  pages        = {438--441},
  publisher    = {{IEEE} Computer Society},
  year         = {2010},
  url          = {https://doi.org/10.1109/FPL.2010.90},
  doi          = {10.1109/FPL.2010.90},
  timestamp    = {Fri, 24 Mar 2023 00:04:51 +0100},
  biburl       = {https://dblp.org/rec/conf/fpl/LavinPGNHW10.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.