BibTeX record conf/cicc/HuangMAH12

download as .bib file

@inproceedings{DBLP:conf/cicc/HuangMAH12,
  author       = {Min Huang and
                  Moty Mehalel and
                  Ramesh Arvapalli and
                  Songnian He},
  title        = {An energy efficient 32nm 20 {MB} {L3} cache for Intel\({}^{\mbox{{\textregistered}}}\)
                  Xeon\({}^{\mbox{{\textregistered}}}\) processor {E5} family},
  booktitle    = {Proceedings of the {IEEE} 2012 Custom Integrated Circuits Conference,
                  {CICC} 2012, San Jose, CA, USA, September 9-12, 2012},
  pages        = {1--4},
  publisher    = {{IEEE}},
  year         = {2012},
  url          = {https://doi.org/10.1109/CICC.2012.6330624},
  doi          = {10.1109/CICC.2012.6330624},
  timestamp    = {Wed, 16 Oct 2019 14:14:52 +0200},
  biburl       = {https://dblp.org/rec/conf/cicc/HuangMAH12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.