Sujit Dey

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Indradeep Ghosh

> Home > Persons > Sujit Dey

Publications

2000
[j20]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/GhoshDJ00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/GhoshDJ00
Indradeep Ghosh, Sujit Dey, Niraj K. Jha:
A fast and low-cost testing technique for core-based system-chips. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(8): 863-877 (2000)
1999
[j15]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/GhoshJD99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/GhoshJD99
Indradeep Ghosh, Niraj K. Jha, Sujit Dey:
A low overhead design for testability and test generation technique for core-based systems-on-a-chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 18(11): 1661-1676 (1999)
1998
[j12]
- view
  authority control:
- export record
  dblp key:
  - journals/et/RaviGRD98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/RaviGRD98
Srivaths Ravi, Indradeep Ghosh, Rabindra K. Roy, Sujit Dey:
Controller Resynthesis for Testability Enhancement of RTL Controller/Data Path Circuits. J. Electron. Test. 13(2): 201-212 (1998)
[c39]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/GhoshDJ98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/GhoshDJ98
Indradeep Ghosh, Sujit Dey, Niraj K. Jha:
A Fast and Low Cost Testing Technique for Core-Based System-on-Chip. DAC 1998: 542-547
[c34]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/RaviGRD98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/RaviGRD98
Srivaths Ravi, Indradeep Ghosh, Rabindra K. Roy, Sujit Dey:
Controller Resynthesis for Testability Enhancement of RTL Controller/Data path Circuits. VLSI Design 1998: 193-198
1997
[c30]
- view
  authority control:
- export record
  dblp key:
  - conf/itc/GhoshJD97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/GhoshJD97
Indradeep Ghosh, Niraj K. Jha, Sujit Dey:
A Low-Overhead Design for Testability and Test Generation Technique for Core-Based Systems. ITC 1997: 50-59

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.