default search action

combined dblp search
author search
venue search
publication search

ask others

Rolf Drechsler

> Home > Persons

Person information

affiliation: University of Bremen, Institute of Computer Science
affiliation: German Research Centre for Artificial Intelligence (DFKI), Bremen

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2025
[j160]
- view
  authority control:
- export record
  dblp key:
  - journals/ipl/KleinekathoferMD25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipl/KleinekathoferMD25
Jan Kleinekathöfer, Alireza Mahzoon, Rolf Drechsler:
Lower bound proof for the size of BDDs representing a shifted addition. Inf. Process. Lett. 190: 106571 (2025)
[j159]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasI/NadeemJD25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/NadeemJD25
Mohamed A. Nadeem, Chandan Kumar Jha, Rolf Drechsler:
Polynomial Formal Verification of Multi-Valued Approximate Circuits Within Constant Cutwidth. IEEE Trans. Circuits Syst. I Regul. Pap. 72(3): 1411-1424 (2025)
[c749]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/Parvin0TD25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/Parvin0TD25
Sajjad Parvin, Chandan Kumar Jha, Frank Sill Torres, Rolf Drechsler:
True-PolyTronik: Securing Circuits Against Laser Logic State Imaging Attack Using RFET. VLSID 2025: 37-42
[c748]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/0001Q0D25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/0001Q0D25
Chandan Kumar Jha, Khushboo Qayyum, Muhammad Hassan, Rolf Drechsler:
FARAD: Automated Formal Verification of Approximate Restoring Array Dividers. VLSID 2025: 43-48
2024
[j158]
- view
  authority control:
- export record
  dblp key:
  - journals/fteda/MahzoonD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/fteda/MahzoonD24
Alireza Mahzoon, Rolf Drechsler:
Polynomial Formal Verification of Arithmetic Circuits. Found. Trends Electron. Des. Autom. 14(3): 171-244 (2024)
[j157]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/KoleDSD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/KoleDSD24
Abhoy Kole, Kamalika Datta, Indranil Sengupta, Rolf Drechsler:
Exploiting the Extended Neighborhood of Hexagonal Qubit Architecture for Mapping Quantum Circuits. ACM J. Emerg. Technol. Comput. Syst. 20(4): 13:1-13:19 (2024)
[j156]
- view
  authority control:
- export record
  dblp key:
  - journals/mam/ParvinAJTD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/ParvinAJTD24
Sajjad Parvin, Sallar Ahmadi-Pour, Chandan Kumar Jha, Frank Sill Torres, Rolf Drechsler:
Lower the RISC: Designing optical-probing-attack-resistant cores. Microprocess. Microsystems 111: 105121 (2024)
[j155]
- view
  authority control:
- export record
  dblp key:
  - journals/pacmhci/ImamMHD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pacmhci/ImamMHD24
Sana Hassan Imam, Christopher A. Metz, Lars Hornuf, Rolf Drechsler:
Determining the Effect of Feedback Quality on User Engagement on Online Idea Crowdsourcing Platforms Using an AI model. Proc. ACM Hum. Comput. Interact. 8(CSCW2): 1-26 (2024)
[j154]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasI/JhaHD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/JhaHD24
Chandan Kumar Jha, Muhammad Hassan, Rolf Drechsler:
cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 71(7): 3282-3293 (2024)
[j153]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasI/JhaQCSHLMD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/JhaQCSHLMD24
Chandan Kumar Jha, Khushboo Qayyum, Kemal Çaglar Coskun, Simranjeet Singh, Muhammad Hassan, Rainer Leupers, Farhad Merchant, Rolf Drechsler:
veriSIMPLER: An Automated Formal Verification Methodology for SIMPLER MAGIC Design Style Based In-Memory Computing. IEEE Trans. Circuits Syst. I Regul. Pap. 71(9): 4169-4179 (2024)
[j152]
- view
  authority control:
- export record
  dblp key:
  - journals/tecs/GoliD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/GoliD24
Mehran Goli, Rolf Drechsler:
Early SoCs Information Flow Policies Validation Using SystemC-Based Virtual Prototypes at the ESL. ACM Trans. Embed. Comput. Syst. 23(5): 67:1-67:20 (2024)
[j151]
- view
  authority control:
- export record
  dblp key:
  - journals/tecs/BhuniaDDHSD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/BhuniaDDHSD24
Kousik Bhunia, Arighna Deb, Kamalika Datta, Muhammad Hassan, Saeideh Shirinzadeh, Rolf Drechsler:
ReSG: A Data Structure for Verification of Majority-based In-memory Computing on ReRAM Crossbars. ACM Trans. Embed. Comput. Syst. 23(6): 90:1-90:24 (2024)
[c747]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/Singh0BRPDM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/Singh0BRPDM24
Simranjeet Singh, Chandan Kumar Jha, Ankit Bende, Vikas Rana, Sachin B. Patkar, Rolf Drechsler, Farhad Merchant:
MemSPICE: Automated Simulation and Energy Estimation Framework for MAGIC-Based Logic-in-Memory. ASPDAC 2024: 282-287
[c746]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/CoskunA0D24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/CoskunA0D24
Ece Nur Demirhan Coskun, Sallar Ahmadi-Pour, Muhammad Hassan, Rolf Drechsler:
Security Coverage Metrics for Information Flow at the System Level. ASPDAC 2024: 945-950
[c745]
- view
  authority control:
- export record
  dblp key:
  - conf/cec/PlumpHHBGLD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cec/PlumpHHBGLD24
Christina Plump, Daniel Christopher Hoinkiss, Jörn Huber, Bernhard J. Berger, Matthias Günther, Christoph Lüth, Rolf Drechsler:
Finding the perfect MRI sequence for your patient - Towards an optimisation workflow for MRI-sequences. CEC 2024: 1-9
[c744]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/Coskun0HD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/Coskun0HD24
Kemal Çaglar Coskun, Muhammad Hassan, Lars Hedrich, Rolf Drechsler:
Efficient Equivalence Checking of Nonlinear Analog Circuits using Gradient Ascent. DAC 2024: 51:1-51:6
[c743]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/Qayyum0A0D24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/Qayyum0A0D24
Khushboo Qayyum, Muhammad Hassan, Sallar Ahmadi-Pour, Chandan Kumar Jha, Rolf Drechsler:
Late Breaking Results: LLM-assisted Automated Incremental Proof Generation for Hardware Verification. DAC 2024: 349:1-349:2
[c742]
- view
  authority control:
- export record
  dblp key:
  - conf/date/0002AQ0D24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/0002AQ0D24
Muhammad Hassan, Sallar Ahmadi-Pour, Khushboo Qayyum, Chandan Kumar Jha, Rolf Drechsler:
LLM-Guided Formal Verification Coupled with Mutation Testing. DATE 2024: 1-2
[c741]
- view
  authority control:
- export record
  dblp key:
  - conf/date/DominikD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/DominikD24
Caroline Dominik, Rolf Drechsler:
Polynomial Formal Verification of Sequential Circuits. DATE 2024: 1-6
[c740]
- view
  authority control:
- export record
  dblp key:
  - conf/date/KoleDDD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/KoleDDD24
Abhoy Kole, Arighna Deb, Kamalika Datta, Rolf Drechsler:
Dynamic Realization of Multiple Control Toffoli Gate. DATE 2024: 1-6
[c739]
- view
  authority control:
- export record
  dblp key:
  - conf/date/Parvin0TD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/Parvin0TD24
Sajjad Parvin, Chandan Kumar Jha, Frank Sill Torres, Rolf Drechsler:
Hidden Cost of Circuit Design with RFETs. DATE 2024: 1-2
[c738]
- view
  authority control:
- export record
  dblp key:
  - conf/date/WeingartenDKD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/WeingartenDKD24
Lennart Weingarten, Kamalika Datta, Abhoy Kole, Rolf Drechsler:
Complete and Efficient Verification for a RISC-V Processor Using Formal Verification. DATE 2024: 1-6
[c737]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/ZielaskoKMD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/ZielaskoKMD24
Jan Zielasko, Rune Krauss, Marcel Merten, Rolf Drechsler:
Improving Virtual Prototype Driven Hardware Optimization by Merging Instruction Sequences. DDECS 2024: 73-78
[c736]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/MullerD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/MullerD24
Luca Müller, Rolf Drechsler:
SAT can Ensure Polynomial Bounds for the Verification of Circuits with Limited Cutwidth. DSD 2024: 57-64
[c735]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/HabibySHD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/HabibySHD24
Payam Habiby, Fatemeh Shirinzadeh, Sebastian Huhn, Rolf Drechsler:
A Multi-Objective Evolutionary Approach for Test Network Design. ETS 2024: 1-4
[c734]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/NadeemJD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/NadeemJD24
Mohamed A. Nadeem, Chandan Kumar Jha, Rolf Drechsler:
Polynomial Formal Verification of Approximate Adders with Constant Cutwidth. ETS 2024: 1-6
[c733]
- view
  authority control:
- export record
  dblp key:
  - conf/gecco/BergerPPD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/BergerPPD24
Bernhard Johannes Berger, Christina Plump, Lauren Paul, Rolf Drechsler:
EvoAl - Codeless Domain-Optimisation. GECCO Companion 2024: 1640-1648
[c732]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - conf/gi/PfuhlSND24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gi/PfuhlSND24
Helen Pfuhl, Lena Steinmann, Dirk Nowotka, Rolf Drechsler:
Aufbau einer überregionalen Data-Science-Community. INFORMATIK 2024: 2197-2203
[c731]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/QayyumKD0D24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/QayyumKD0D24
Khushboo Qayyum, Abhoy Kole, Kamalika Datta, Muhammad Hassan, Rolf Drechsler:
Exploring the Potential of Decision Diagrams for Efficient In-Memory Design Verification. ACM Great Lakes Symposium on VLSI 2024: 502-506
[c730]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/NadeemD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/NadeemD24
Mohamed A. Nadeem, Rolf Drechsler:
Polynomial Formal Verification of Multi-Valued Logic Circuits within Constant Cutwidth Architectures. ISMVL 2024: 149-154
[c729]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/KoleDD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/KoleDD24
Abhoy Kole, Kamalika Datta, Rolf Drechsler:
Design Automation Challenges and Benefits of Dynamic Quantum Circuit in Present NISQ Era and Beyond: (Invited Paper). ISVLSI 2024: 601-606
[c728]
- view
  authority control:
- export record
  dblp key:
  - conf/mlcad/QiuZDS024
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mlcad/QiuZDS024
Ruidi Qiu, Grace Li Zhang, Rolf Drechsler, Ulf Schlichtmann, Bing Li:
AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design. MLCAD 2024: 18:1-18:10
[c727]
- view
  authority control:
- export record
  dblp key:
  - conf/norcas/ImanADG24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/norcas/ImanADG24
Mohammad Reza Heidari Iman, Sallar Ahmadi-Pour, Rolf Drechsler, Tara Ghasempouri:
Processor Vulnerability Detection with the Aid of Assertions: RISC-V Case Study. NorCAS 2024: 1-7
[c726]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/HurwitzDKD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/HurwitzDKD24
Liam Hurwitz, Kamalika Datta, Abhoy Kole, Rolf Drechsler:
Is Simulation the only Alternative for Effective Verification of Dynamic Quantum Circuits? RC 2024: 201-217
[c725]
- view
  authority control:
- export record
  dblp key:
  - conf/socc/KoleDD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/KoleDD24
Abhoy Kole, Kamalika Datta, Rolf Drechsler:
Exploring the Potential of Dynamic Quantum Circuit for Improving Device Scalability. SOCC 2024: 1-5
[c724]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/SinghB0RDPM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/SinghB0RDPM24
Simranjeet Singh, Ankit Bende, Chandan Kumar Jha, Vikas Rana, Rolf Drechsler, Sachin B. Patkar, Farhad Merchant:
In-Memory Mirroring: Cloning Without Reading. VLSI-SoC 2024: 1-6
[c723]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/LahiriKMBBSBBWD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/LahiriKMBBSBBWD24
Sneha Lahiri, Megha Kesh, Rupsa Mandal, Anirban Bhattacharjee, Sovan Bhattacharya, Dola Sinha, Chandan Bandyopadhyay, Laxmidhar Biswal, Robert Wille, Rolf Drechsler:
A Dynamic Programming Based Graph Traversal Approach for Efficient Implementation of Nearest Neighbor Architecture in 2D. VLSID 2024: 306-311
[c722]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/ShirinzadehDSKDD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/ShirinzadehDSKDD24
Fatemeh Shirinzadeh, Arighna Deb, Saeideh Shirinzadeh, Abhoy Kole, Kamalika Datta, Rolf Drechsler:
In-Memory SAT-Solver for Self-Verification of Programmable Memristive Architectures. VLSID 2024: 384-389
[c721]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BendeSJKCBZNPDWMR24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BendeSJKCBZNPDWMR24
Ankit Bende, Simranjeet Singh, Chandan Kumar Jha, Tim Kempen, Felix Cüppers, Christopher Bengel, Andre Zambanini, Dennis Nielinger, Sachin B. Patkar, Rolf Drechsler, Rainer Waser, Farhad Merchant, Vikas Rana:
Experimental Validation of Memristor-Aided Logic Using 1T1R TaOx RRAM Crossbar Array. VLSID 2024: 565-570
[c720]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/JhaAD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/JhaAD24
Chandan Kumar Jha, Sallar Ahmadi-Pour, Rolf Drechsler:
Input Distribution Aware Library of Approximate Adders Based on Memristor-Aided Logic. VLSID 2024: 577-582
[i31]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2404-04132
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2404-04132
Sören Tempel, Tobias Brandt, Christoph Lüth, Rolf Drechsler:
BinSym: Binary-Level Symbolic Execution using Formal Descriptions of Instruction Semantics. CoRR abs/2404.04132 (2024)
[i30]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2407-02921
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2407-02921
Simranjeet Singh, Ankit Bende, Chandan Kumar Jha, Vikas Rana, Rolf Drechsler, Sachin B. Patkar, Farhad Merchant:
In-Memory Mirroring: Cloning Without Reading. CoRR abs/2407.02921 (2024)
[i29]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2407-03891
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2407-03891
Ruidi Qiu, Grace Li Zhang, Rolf Drechsler, Ulf Schlichtmann, Bing Li:
AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design. CoRR abs/2407.03891 (2024)
[i28]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2408-16780
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2408-16780
Bernhard J. Berger, Christina Plump, Rolf Drechsler:
EvoAl²⁰⁴⁸. CoRR abs/2408.16780 (2024)
[i27]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2409-03917
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2409-03917
Abhoy Kole, Mohammed E. Djeridane, Lennart Weingarten, Kamalika Datta, Rolf Drechsler:
qSAT: Design of an Efficient Quantum Satisfiability Solver for Hardware Equivalence Checking. CoRR abs/2409.03917 (2024)
[i26]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2411-08510
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2411-08510
Ruidi Qiu, Grace Li Zhang, Rolf Drechsler, Ulf Schlichtmann, Bing Li:
CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design. CoRR abs/2411.08510 (2024)
2023
[j150]
- view
  authority control:
- export record
  dblp key:
  - journals/esl/SinghJBTRPDM23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esl/SinghJBTRPDM23
Simranjeet Singh, Chandan Kumar Jha, Ankit Bende, Phrangboklang Lyngton Thangkhiew, Vikas Rana, Sachin B. Patkar, Rolf Drechsler, Farhad Merchant:
Should We Even Optimize for Execution Energy? Rethinking Mapping for MAGIC Design Style. IEEE Embed. Syst. Lett. 15(4): 230-233 (2023)
[j149]
- view
  authority control:
- export record
  dblp key:
  - journals/iotj/TempelHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iotj/TempelHD23
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
Specification-Based Symbolic Execution for Stateful Network Protocol Implementations in IoT. IEEE Internet Things J. 10(11): 9544-9555 (2023)
[j148]
- view
  authority control:
- export record
  dblp key:
  - journals/it/DattaDKD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/it/DattaDKD23
Kamalika Datta, Arighna Deb, Abhoy Kole, Rolf Drechsler:
Impact of sneak paths on in-memory logic design in memristive crossbars. it Inf. Technol. 65(1-2): 29-39 (2023)
[j147]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasII/JhaAD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/JhaAD23
Chandan Kumar Jha, Sallar Ahmadi-Pour, Rolf Drechsler:
MARADIV: Library of MAGIC-Based Approximate Restoring Array Divider Benchmark Circuits for In-Memory Computing Using Memristors. IEEE Trans. Circuits Syst. II Express Briefs 70(7): 2635-2639 (2023)
[c719]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/DebD0SD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/DebD0SD23
Arighna Deb, Kamalika Datta, Muhammad Hassan, Saeideh Shirinzadeh, Rolf Drechsler:
Automated Equivalence Checking Method for Majority Based In-Memory Computing on ReRAM Crossbars. ASP-DAC 2023: 19-25
[c718]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/KraussGD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/KraussGD23
Rune Krauss, Mehran Goli, Rolf Drechsler:
EDDY: A Multi-Core BDD Package with Dynamic Memory Management and Reduced Fragmentation. ASP-DAC 2023: 423-428
[c717]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ParvinGTD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ParvinGTD23
Sajjad Parvin, Mehran Goli, Frank Sill Torres, Rolf Drechsler:
Trojan-D2: Post-Layout Design and Detection of Stealthy Hardware Trojans - A RISC-V Case Study. ASP-DAC 2023: 683-689
[c716]
- view
  authority control:
- export record
  dblp key:
  - conf/birthday/MahzoonD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/birthday/MahzoonD23
Alireza Mahzoon, Rolf Drechsler:
Polynomial Formal Verification of Complex Circuits Using a Hybrid Proof Engine. Applicable Formal Methods for Safe Industrial Products 2023: 308-319
[c715]
- view
  authority control:
- export record
  dblp key:
  - conf/cec/BergerPD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cec/BergerPD23
Bernhard J. Berger, Christina Plump, Rolf Drechsler:
EVOAL: A Domain-Specific Language-Based Approach to Optimisation. CEC 2023: 1-10
[c714]
- view
  authority control:
- export record
  dblp key:
  - conf/coins/ParvinAJTD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/coins/ParvinAJTD23
Sajjad Parvin, Sallar Ahmadi-Pour, Chandan Kumar Jha, Frank Sill Torres, Rolf Drechsler:
Lo-RISK: Design of a Low Optical Leakage and High Performance RISC-V Core. COINS 2023: 1-4
[c713]
- view
  authority control:
- export record
  dblp key:
  - conf/date/BrunsHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/BrunsHD23
Niklas Bruns, Vladimir Herdt, Rolf Drechsler:
Processor Verification using Symbolic Execution: A RISC-V Case-Study. DATE 2023: 1-6
[c712]
- view
  authority control:
- export record
  dblp key:
  - conf/date/CoskunHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/CoskunHD23
Kemal Çaglar Coskun, Muhammad Hassan, Rolf Drechsler:
Equivalence Checking of System-Level and SPICE-Level Models of Static Nonlinear Circuits. DATE 2023: 1-6
[c711]
- view
  authority control:
- export record
  dblp key:
  - conf/date/DrechslerM23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/DrechslerM23
Rolf Drechsler, Alireza Mahzoon:
Divide and Verify: Using a Divide-and-Conquer Strategy for Polynomial Formal Verification of Complex Circuits. DATE 2023: 1-2
[c710]
- view
  authority control:
- export record
  dblp key:
  - conf/date/KleinekathoferMD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/KleinekathoferMD23
Jan Kleinekathöfer, Alireza Mahzoon, Rolf Drechsler:
Polynomial Formal Verification of Floating Point Adders. DATE 2023: 1-2
[c709]
- view
  authority control:
- export record
  dblp key:
  - conf/date/KoleDDD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/KoleDDD23
Abhoy Kole, Arighna Deb, Kamalika Datta, Rolf Drechsler:
Extending the Design Space of Dynamic Quantum Circuits for Toffoli based Network. DATE 2023: 1-6
[c708]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ParvinGTD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ParvinGTD23
Sajjad Parvin, Mehran Goli, Frank Sill Torres, Rolf Drechsler:
FELOPi: A Framework for Simulation and Evaluation of Post-Layout File Against Optical Probing. DATE 2023: 1-2
[c707]
- view
  authority control:
- export record
  dblp key:
  - conf/date/TrommerBMHMDHDRKDKSDKW23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/TrommerBMHMDHDRKDKSDKW23
Jens Trommer, Niladri Bhattacharjee, Thomas Mikolajick, Sebastian Huhn, Marcel Merten, Mohammed E. Djeridane, Muhammad Hassan, Rolf Drechsler, Shubham Rai, Nima Kavand, Armin Darjani, Akash Kumar, V. Sessi, M. Drescher, S. Kolodinski, M. Wiatr:
Design Enablement Flow for Circuits with Inherent Obfuscation based on Reconfigurable Transistors. DATE 2023: 1-6
[c706]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/KraussGD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/KraussGD23
Rune Krauss, Mehran Goli, Rolf Drechsler:
Efficient Binary Decision Diagram Manipulation by Reducing the Number of Intermediate Nodes. DDECS 2023: 73-78
[c705]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/MertenHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/MertenHD23
Marcel Merten, Muhammad Hassan, Rolf Drechsler:
Quality Assessment of Logic Locking Mechanisms using Pseudo-Boolean Optimization Techniques. DDECS 2023: 105-110
[c704]
- view
  authority control:
- export record
  dblp key:
  - conf/dft/HabibyHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/HabibyHD23
Payam Habiby, Sebastian Huhn, Rolf Drechsler:
RC-IJTAG: A Methodology for Designing Remotely-Controlled IEEE 1687 Scan Networks. DFT 2023: 1-6
[c703]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/ZhangGHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/ZhangGHD23
Weiyan Zhang, Mehran Goli, Muhammad Hassan, Rolf Drechsler:
Efficient ML-Based Performance Estimation Approach Across Different Microarchitectures for RISC-V Processors. DSD 2023: 693-699
[c702]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/HabibyLWWHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/HabibyLWWHD23
Payam Habiby, Natalia Lylina, Chih-Hao Wang, Hans-Joachim Wunderlich, Sebastian Huhn, Rolf Drechsler:
Synthesis of IJTAG Networks for Multi-Power Domain Systems on Chips. ETS 2023: 1-6
[c701]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/MertenHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/MertenHD23
Marcel Merten, Sebastian Huhn, Rolf Drechsler:
Increasing SAT-Resilience of Logic Locking Mechanisms using Formal Methods. ETS 2023: 1-6
[c700]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/FunckAHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/FunckAHD23
Milan Funck, Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler:
Identification of ISA-Level Mutation-Classes for Qualification of RISC-V Formal Verification. FDL 2023: 1-8
[c699]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/MetzPBD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/MetzPBD23
Christopher A. Metz, Christina Plump, Bernhard J. Berger, Rolf Drechsler:
Hybrid PTX Analysis for GPU accelerated CNN inferencing aiding Computer Architecture Design. FDL 2023: 1-8
[c698]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/TempelBLD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/TempelBLD23
Sören Tempel, Tobias Brandt, Christoph Lüth, Rolf Drechsler:
Minimally Invasive Generation of RISC-V Instruction Set Simulators from Formal ISA Models. FDL 2023: 1-8
[c697]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/ZielaskoD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/ZielaskoD23
Jan Zielasko, Rolf Drechsler:
Virtual Prototype Driven Application Specific Hardware Optimization. FDL 2023: 1-8
[c696]
- view
  authority control:
- export record
  dblp key:
  - conf/gecco/MertenKD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/MertenKD23
Marcel Merten, Rune Krauss, Rolf Drechsler:
Scalable Neuroevolution of Ensemble Learners. GECCO Companion 2023: 667-670
[c695]
- view
  authority control:
- export record
  dblp key:
  - conf/gecco/PlumpBD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/PlumpBD23
Christina Plump, Bernhard J. Berger, Rolf Drechsler:
Repetitive Processes and Their Surrogate-Model Congruent Encoding for Evolutionary Algorithms - A Theoretic Proposal. GECCO Companion 2023: 2289-2296
[c694]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - conf/gi/SteinmannNOPSD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gi/SteinmannNOPSD23
Lena Steinmann, Dirk Nowotka, Lea Oberländer, Helen Pfuhl, Heiner Stuckenschmidt, Rolf Drechsler:
Workshop: "Aktuelle Entwicklungen und Perspektiven (an Hochschulen) im Bereich Data Science". GI-Jahrestagung 2023: 73-80
[c693]
- view
  authority control:
- export record
  dblp key:
  - conf/icaart/MeywerkHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icaart/MeywerkHD23
Tim Meywerk, Vladimir Herdt, Rolf Drechsler:
Coverage-Guided Fuzzing for Plan-Based Robotics. ICAART (2) 2023: 106-114
[c692]
- view
  authority control:
- export record
  dblp key:
  - conf/ipps/MetzGD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/MetzGD23
Christopher A. Metz, Mehran Goli, Rolf Drechsler:
Fast and Accurate: Machine Learning Techniques for Performance Estimation of CNNs for GPGPUs. IPDPS Workshops 2023: 754-760
[c691]
- view
  authority control:
- export record
  dblp key:
  - conf/isdcs/DrechslerM23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isdcs/DrechslerM23
Rolf Drechsler, Alireza Mahzoon:
Towards Polynomial Formal Verification of AI-Generated Arithmetic Circuits. ISDCS 2023: 1-4
[c690]
- view
  authority control:
- export record
  dblp key:
  - conf/ises/DrechslerS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/DrechslerS23
Rolf Drechsler, Martha Schnieber:
Automated Polynomial Formal Verification: Human-Readable Proof Generation. iSES 2023: 1-3
[c689]
- view
  authority control:
- export record
  dblp key:
  - conf/ises/DattaD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/DattaD23
Kamalika Datta, Rolf Drechsler:
Memristors: Device Modeling, Design and Verification. iSES 2023: 254-259
[c688]
- view
  authority control:
- export record
  dblp key:
  - conf/isqed/Coskun0GD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/Coskun0GD23
Ece Nur Demirhan Coskun, Muhammad Hassan, Mehran Goli, Rolf Drechsler:
VAST: Validation of VP-based Heterogeneous Systems against Availability Security Properties using Static Information Flow Tracking. ISQED 2023: 1-8
[c687]
- view
  authority control:
- export record
  dblp key:
  - conf/isqed/WeingartenMGD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/WeingartenMGD23
Lennart Weingarten, Alireza Mahzoon, Mehran Goli, Rolf Drechsler:
Polynomial Formal Verification of a Processor: A RISC-V Case Study. ISQED 2023: 1-7
[c686]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/ParvinGKTSTD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/ParvinGKTSTD23
Sajjad Parvin, Mehran Goli, Thilo Krachenfels, Shahin Tajik, Jean-Pierre Seifert, Frank Sill Torres, Rolf Drechsler:
LAT-UP: Exposing Layout-Level Analog Hardware Trojans Using Contactless Optical Probing. ISVLSI 2023: 1-6
[c685]
- view
  authority control:
- export record
  dblp key:
  - conf/mc/ImamMHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mc/ImamMHD23
Sana Hassan Imam, Christopher A. Metz, Lars Hornuf, Rolf Drechsler:
Classifying Crowdsouring Platform Users' Engagement Behaviour using Machine Learning and XAI. MuC (Workshopband) 2023
[c684]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/memocode/SchnieberD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memocode/SchnieberD23
Martha Schnieber, Rolf Drechsler:
Polynomial Formal Verification of KFDD Circuits. MEMOCODE 2023: 82-89
[c683]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/memocode/DrechslerS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memocode/DrechslerS23
Rolf Drechsler, Martha Schnieber:
Next-Generation Automatic Human-Readable Proofs Enabling Polynomial Formal Verification. MEMOCODE 2023: 122-125
[c682]
- view
  authority control:
- export record
  dblp key:
  - conf/nanoarch/WeingartenDD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nanoarch/WeingartenDD23
Lennart Weingarten, Kamalika Datta, Rolf Drechsler:
PolyMiR: Polynomial Formal Verification of the MicroRV32 Processor. NANOARCH 2023: 24:1-24:6
[c681]
- view
  authority control:
- export record
  dblp key:
  - conf/newcas/DattaDSKSD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/newcas/DattaDSKSD23
Kamalika Datta, Arighna Deb, Fatemeh Shirinzadeh, Abhoy Kole, Saeideh Shirinzadeh, Rolf Drechsler:
Verification of In-Memory Logic Design using ReRAM Crossbars. NEWCAS 2023: 1-5
[c680]
- view
  authority control:
- export record
  dblp key:
  - conf/newcas/JhaD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/newcas/JhaD23
Chandan Kumar Jha, Rolf Drechsler:
Benchmarking Multiplier Architectures for MAGIC Based In-Memory Computing. NEWCAS 2023: 1-5
[c679]
- view
  authority control:
- export record
  dblp key:
  - conf/newcas/SinghGJRDSYPM23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/newcas/SinghGJRDSYPM23
Simranjeet Singh, Omar Ghazal, Chandan Kumar Jha, Vikas Rana, Rolf Drechsler, Rishad A. Shafik, Alex Yakovlev, Sachin B. Patkar, Farhad Merchant:
Finite State Automata Design using 1T1R ReRAM Crossbar. NEWCAS 2023: 1-5
[c678]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/DattaKSD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/DattaKSD23
Kamalika Datta, Abhoy Kole, Indranil Sengupta, Rolf Drechsler:
Improved Cost-Metric for Nearest Neighbor Mapping of Quantum Circuits to 2-Dimensional Hexagonal Architecture. RC 2023: 218-231
[c677]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/KoleDNSD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/KoleDNSD23
Abhoy Kole, Kamalika Datta, Philipp Niemann, Indranil Sengupta, Rolf Drechsler:
Exploiting the Benefits of Clean Ancilla Based Toffoli Gate Decomposition Across Architectures. RC 2023: 232-244
[c676]
- view
  authority control:
- export record
  dblp key:
  - conf/rsp/NadeemKD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/NadeemKD23
Mohamed A. Nadeem, Jan Kleinekathöfer, Rolf Drechsler:
Polynomial Formal Verification exploiting Constant Cutwidth. RSP 2023: 03:1-03:7
[d3]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - data/10/TempelHD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/data/10/TempelHD23
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
Artifacts for the IEEE Internet of Things Journal Publication: Specification-based Symbolic Execution for Stateful Network Protocol Implementations in the IoT. Zenodo, 2023
[i25]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2304-13552
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2304-13552
Simranjeet Singh, Omar Ghazal, Chandan Kumar Jha, Vikas Rana, Rolf Drechsler, Rishad A. Shafik, Alex Yakovlev, Sachin B. Patkar, Farhad Merchant:
Finite State Automata Design using 1T1R ReRAM Crossbar. CoRR abs/2304.13552 (2023)
[i24]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2307-03669
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2307-03669
Simranjeet Singh, Chandan Kumar Jha, Ankit Bende, Phrangboklang Lyngton Thangkhiew, Vikas Rana, Sachin B. Patkar, Rolf Drechsler, Farhad Merchant:
Should We Even Optimize for Execution Energy? Rethinking Mapping for MAGIC Design Style. CoRR abs/2307.03669 (2023)
[i23]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2309-04868
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2309-04868
Simranjeet Singh, Chandan Kumar Jha, Ankit Bende, Vikas Rana, Sachin B. Patkar, Rolf Drechsler, Farhad Merchant:
MemSPICE: Automated Simulation and Energy Estimation Framework for MAGIC-Based Logic-in-Memory. CoRR abs/2309.04868 (2023)
[i22]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2310-10460
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2310-10460
Ankit Bende, Simranjeet Singh, Chandan Kumar Jha, Tim Kempen, Felix Cüppers, Christopher Bengel, Andre Zambanini, Dennis Nielinger, Sachin B. Patkar, Rolf Drechsler, Rainer Waser, Farhad Merchant, Vikas Rana:
Experimental Validation of Memristor-Aided Logic Using 1T1R TaOx RRAM Crossbar Array. CoRR abs/2310.10460 (2023)
[i21]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2311-00442
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2311-00442
Sallar Ahmadi-Pour, Pascal Pieper, Rolf Drechsler:
Virtual-Peripheral-in-the-Loop : A Hardware-in-the-Loop Strategy to Bridge the VP/RTL Design-Gap. CoRR abs/2311.00442 (2023)
2022
[j146]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/chinaf/HerdtD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/chinaf/HerdtD22
Vladimir Herdt, Rolf Drechsler:
Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation, verification and challenges. Sci. China Inf. Sci. 65(1) (2022)
[j145]
- view
  authority control:
- export record
  dblp key:
  - journals/esl/TempelHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esl/TempelHD22
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
Towards Quantification and Visualization of the Effects of Concretization During Concolic Testing. IEEE Embed. Syst. Lett. 14(4): 195-198 (2022)
[j144]
- view
  authority control:
- export record
  dblp key:
  - journals/et/YadavTDCDS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/YadavTDCDS22
Dev Narayan Yadav, Phrangboklang Lyngton Thangkhiew, Kamalika Datta, Sandip Chakraborty, Rolf Drechsler, Indranil Sengupta:
FAMCroNA: Fault Analysis in Memristive Crossbars for Neuromorphic Applications. J. Electron. Test. 38(2): 145-163 (2022)
[j143]
- view
  authority control:
- export record
  dblp key:
  - journals/it/FrohlichD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/it/FrohlichD22
Saman Fröhlich, Rolf Drechsler:
Unlocking approximation for in-memory computing with Cartesian genetic programming and computer algebra for arithmetic circuits. it Inf. Technol. 64(3): 99-107 (2022)
[j142]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/WilleD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/WilleD22
Robert Wille, Rolf Drechsler:
Introduction to the Special Issue on Design Automation for Quantum Computing. ACM J. Emerg. Technol. Comput. Syst. 18(1): 10:1-10:2 (2022)
[j141]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/FrohlichSD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/FrohlichSD22
Saman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler:
Parallel Computing of Graph-based Functions in ReRAM. ACM J. Emerg. Technol. Comput. Syst. 18(2): 41:1-41:24 (2022)
[j140]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/jsa/TempelHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/TempelHD22
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
SymEx-VP: An open source virtual prototype for OS-agnostic concolic testing of IoT firmware. J. Syst. Archit. 126: 102456 (2022)
[j139]
- view
  authority control:
- export record
  dblp key:
  - journals/jsa/LalchhandamaDCD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/LalchhandamaDCD22
F. Lalchhandama, Kamalika Datta, Sandip Chakraborty, Rolf Drechsler, Indranil Sengupta:
CoMIC: Complementary Memristor based in-memory computing in 3D architecture. J. Syst. Archit. 126: 102480 (2022)
[j138]
- view
  authority control:
- export record
  dblp key:
  - journals/jsa/YadavTDCDS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/YadavTDCDS22
Dev Narayan Yadav, Phrangboklang Lyngton Thangkhiew, Kamalika Datta, Sandip Chakraborty, Rolf Drechsler, Indranil Sengupta:
Feed-Forward learning algorithm for resistive memories. J. Syst. Archit. 131: 102730 (2022)
[j137]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/jsa/Ahmadi-PourHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/Ahmadi-PourHD22
Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler:
The MicroRV32 framework: An accessible and configurable open source RISC-V cross-level platform for education and research. J. Syst. Archit. 133: 102757 (2022)
[j136]
- view
  authority control:
- export record
  dblp key:
  - journals/mam/NiemannADD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/NiemannADD22
Philipp Niemann, Alexandre A. A. de Almeida, Gerhard W. Dueck, Rolf Drechsler:
Template-based mapping of reversible circuits to IBM quantum computers. Microprocess. Microsystems 90: 104487 (2022)
[j135]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/GoliD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/GoliD22
Mehran Goli, Rolf Drechsler:
Through the Looking Glass: Automated Design Understanding of SystemC-Based VPs at the ESL. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(4): 1181-1185 (2022)
[j134]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/MahzoonGD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/MahzoonGD22
Alireza Mahzoon, Daniel Große, Rolf Drechsler:
RevSCA-2.0: SCA-Based Formal Verification of Nontrivial Multipliers Using Reverse Engineering and Local Vanishing Removal. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(5): 1573-1586 (2022)
[c675]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/TempelHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/TempelHD22
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
Automated Detection of Spatial Memory Safety Violations for Constrained Devices. ASP-DAC 2022: 160-165
[c674]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ParvinKTSTD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ParvinKTSTD22
Sajjad Parvin, Thilo Krachenfels, Shahin Tajik, Jean-Pierre Seifert, Frank Sill Torres, Rolf Drechsler:
Toward Optical Probing Resistant Circuits: A Comparison of Logic Styles and Circuit Design Techniques. ASP-DAC 2022: 429-435
[c673]
- view
  authority control:
- export record
  dblp key:
  - conf/atva/TempelHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/atva/TempelHD22
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
SISL: Concolic Testing of Structured Binary Input Formats via Partial Specification. ATVA 2022: 77-82
[c672]
- view
  authority control:
- export record
  dblp key:
  - conf/cec/PlumpBD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cec/PlumpBD22
Christina Plump, Bernhard J. Berger, Rolf Drechsler:
Using density of training data to improve evolutionary algorithms with approximative fitness functions. CEC 2022: 1-10
[c671]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/PieperHGD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/PieperHGD22
Pascal Pieper, Vladimir Herdt, Daniel Große, Rolf Drechsler:
Verifying SystemC TLM peripherals using modern C++ symbolic execution tools. DAC 2022: 1177-1182
[c670]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/MahzoonG0KD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/MahzoonG0KD22
Alireza Mahzoon, Daniel Große, Christoph Scholl, Alexander Konrad, Rolf Drechsler:
Formal verification of modular multipliers using symbolic computer algebra and boolean satisfiability. DAC 2022: 1183-1188
[c669]
- view
  authority control:
- export record
  dblp key:
  - conf/date/EckerAMHKHDAWMS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/EckerAMHKHDAWMS22
Wolfgang Ecker, Peer Adelt, Wolfgang Müller, Reinhold Heckmann, Milos Krstic, Vladimir Herdt, Rolf Drechsler, Gerhard Angst, Ralf Wimmer, Andreas Mauderer, Rafael Stahl, Karsten Emrich, Daniel Mueller-Gritschneder, Bernd Becker, Philipp Scholl, Eyck Jentzsch, Jan Schlamelcher, Kim Grüttner, Paul Palomero Bernardo, Oliver Bringmann, Mihaela Damian, Julian Oppermann, Andreas Koch, Jörg Bormann, Johannes Partzsch, Christian Mayr, Wolfgang Kunz:
The Scale4Edge RISC-V Ecosystem. DATE 2022: 808-813
[c668]
- view
  authority control:
- export record
  dblp key:
  - conf/date/BrunsHJD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/BrunsHJD22
Niklas Bruns, Vladimir Herdt, Eyck Jentzsch, Rolf Drechsler:
Cross-Level Processor Verification via Endless Randomized Instruction Stream Generation with Coverage-guided Aging. DATE 2022: 1123-1126
[c667]
- view
  authority control:
- export record
  dblp key:
  - conf/date/FrohlichD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/FrohlichD22
Saman Fröhlich, Rolf Drechsler:
LiM-HDL: HDL-Based Synthesis for In-Memory Computing. DATE 2022: 1395-1400
[c666]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/DrechslerMG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/DrechslerMG22
Rolf Drechsler, Alireza Mahzoon, Mehran Goli:
Towards Polynomial Formal Verification of Complex Arithmetic Circuits. DDECS 2022: 1-6
[c665]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/FunckHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/FunckHD22
Milan Funck, Vladimir Herdt, Rolf Drechsler:
Virtual Prototype driven Design, Implementation and Evaluation of RISC-V Instruction Set Extensions. DDECS 2022: 14-19
[c664]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/ZhangGD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/ZhangGD22
Weiyan Zhang, Mehran Goli, Rolf Drechsler:
Early Performance Estimation of Embedded Software on RISC-V Processor using Linear Regression. DDECS 2022: 20-25
[c663]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/CoskunHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/CoskunHD22
Kemal Çaglar Coskun, Muhammad Hassan, Rolf Drechsler:
Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters. DDECS 2022: 160-165
[c662]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/MetzGD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/MetzGD22
Christopher A. Metz, Mehran Goli, Rolf Drechsler:
ML-based Power Estimation of Convolutional Neural Networks on GPGPUs. DDECS 2022: 166-171
[c661]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/Ahmadi-PourSHDM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/Ahmadi-PourSHDM22
Sallar Ahmadi-Pour, Sangeet Saha, Vladimir Herdt, Rolf Drechsler, Klaus D. McDonald-Maier:
Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study. DSD 2022: 134-141
[c660]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/SchnieberFD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/SchnieberFD22
Martha Schnieber, Saman Fröhlich, Rolf Drechsler:
Polynomial Formal Verification of Approximate Adders. DSD 2022: 761-768
[c659]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/KoleDSD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/KoleDSD22
Abhoy Kole, Kamalika Datta, Indranil Sengupta, Rolf Drechsler:
SAT-based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library. DSD 2022: 769-776
[c658]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/DattaSTSD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/DattaSTSD22
Kamalika Datta, Saeideh Shirinzadeh, Phrangboklang Lyngton Thangkhiew, Indranil Sengupta, Rolf Drechsler:
Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles. DSD 2022: 793-800
[c657]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/FrohlichD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/FrohlichD22
Saman Fröhlich, Rolf Drechsler:
Generation of Verified Programs for In-Memory Computing. DSD 2022: 815-820
[c656]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/MertenHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/MertenHD22
Marcel Merten, Sebastian Huhn, Rolf Drechsler:
Quality Assessment of RFET-based Logic Locking Protection Mechanisms using Formal Methods. ETS 2022: 1-2
[c655]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/BrunsHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/BrunsHD22
Niklas Bruns, Vladimir Herdt, Rolf Drechsler:
Unified HW/SW Coverage: A Novel Metric to Boost Coverage-guided Fuzzing for Virtual Prototype based HW/SW Co-Verification. FDL 2022: 1-8
[c654]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/FratzerHLD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/FratzerHLD22
Alexander Fratzer, Vladimir Herdt, Christoph Lüth, Rolf Drechsler:
Virtual Prototype based Analysis of Neural Network Cache Behavior for Tiny Edge Device. FDL 2022: 1-6
[c653]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/ZielaskoTHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/ZielaskoTHD22
Jan Zielasko, Sören Tempel, Vladimir Herdt, Rolf Drechsler:
3D Visualization of Symbolic Execution Traces. FDL 2022: 1-8
[c652]
- view
  authority control:
- export record
  dblp key:
  - conf/fmcad/KonradSMGD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fmcad/KonradSMGD22
Alexander Konrad, Christoph Scholl, Alireza Mahzoon, Daniel Große, Rolf Drechsler:
Divider Verification Using Symbolic Computer Algebra and Delayed Don't Care Optimization. FMCAD 2022: 1-10
[c651]
- view
  authority control:
- export record
  dblp key:
  - conf/gecco/PlumpBD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/PlumpBD22
Christina Plump, Bernhard J. Berger, Rolf Drechsler:
Adapting mutation and recombination operators to range-aware relations in real-world application data. GECCO Companion 2022: 755-758
[c650]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - conf/gi/DattaK0D22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gi/DattaK0D22
Kamalika Datta, Abhoy Kole, Indranil Sengupta, Rolf Drechsler:
Mapping Quantum Circuits to 2-Dimensional Quantum Architectures. GI-Jahrestagung 2022: 1109-1120
[c649]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/BrunsHGD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/BrunsHGD22
Niklas Bruns, Vladimir Herdt, Daniel Große, Rolf Drechsler:
Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing. ACM Great Lakes Symposium on VLSI 2022: 97-103
[c648]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/PieperHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/PieperHD22
Pascal Pieper, Vladimir Herdt, Rolf Drechsler:
Advanced Environment Modeling and Interaction in an Open Source RISC-V Virtual Prototype. ACM Great Lakes Symposium on VLSI 2022: 193-197
[c647]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/DrechslerM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/DrechslerM22
Rolf Drechsler, Alireza Mahzoon:
Polynomial Formal Verification: Ensuring Correctness under Resource Constraints. ICCAD 2022: 70:1-70:9
[c646]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/NiemannD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/NiemannD22
Philipp Niemann, Rolf Drechsler:
Polynomial-Time Formal Verification of Adder Circuits for Multiple-Valued Logic. ISMVL 2022: 9-14
[c645]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/DattaKSD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/DattaKSD22
Kamalika Datta, Abhoy Kole, Indranil Sengupta, Rolf Drechsler:
Nearest Neighbor Mapping of Quantum Circuits to Two-Dimensional Hexagonal Qubit Architecture. ISMVL 2022: 35-42
[c644]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/SchnieberFD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/SchnieberFD22
Martha Schnieber, Saman Fröhlich, Rolf Drechsler:
Polynomial Formal Verification of Approximate Functions. ISVLSI 2022: 92-97
[c643]
- view
  authority control:
- export record
  dblp key:
  - conf/itc/0001D22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/0001D22
Sebastian Huhn, Rolf Drechsler:
Next Generation Design For Testability, Debug and Reliability Using Formal Techniques. ITC 2022: 609-618
[c642]
- view
  authority control:
- export record
  dblp key:
  - conf/latw/Drechsler22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/latw/Drechsler22
Rolf Drechsler:
Fast and Exact is Doable: Polynomial Algorithms in Test and Verification. LATS 2022: 1-2
[c641]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/mbmv/GoliD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/GoliD22
Mehran Goli, Rolf Drechsler:
Simulation-based Verification of SystemC-based VPs at the ESL. MBMV 2022: 1-4
[c640]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/mbmv/MahzoonD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/MahzoonD22
Alireza Mahzoon, Rolf Drechsler:
Polynomial Formal Verification of Complex Multipliers. MBMV 2022: 1-4
[c639]
- view
  authority control:
- export record
  dblp key:
  - conf/med/MeywerkNHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/med/MeywerkNHD22
Tim Meywerk, Arthur Niedzwiecki, Vladimir Herdt, Rolf Drechsler:
Simulation-Based Debugging of Formal Environment Models. MED 2022: 890-895
[c638]
- view
  authority control:
- export record
  dblp key:
  - conf/mlcad/MetzGD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mlcad/MetzGD22
Christopher A. Metz, Mehran Goli, Rolf Drechsler:
Towards Neural Hardware Search: Power Estimation of CNNs for GPGPUs with Dynamic Frequency Scaling. MLCAD 2022: 103-109
[c637]
- view
  authority control:
- export record
  dblp key:
  - conf/re/FeyFD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/re/FeyFD22
Görschwin Fey, Martin Fränzle, Rolf Drechsler:
Self-Explanation in Systems of Systems. RE Workshops 2022: 85-91
[c636]
- view
  authority control:
- export record
  dblp key:
  - conf/rsp/ZhangGMD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/ZhangGMD22
Weiyan Zhang, Mehran Goli, Alireza Mahzoon, Rolf Drechsler:
ANN-based Performance Estimation of Embedded Software for RISC-V Processors. RSP 2022: 22-28
[c635]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/DattaFSYSD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/DattaFSYSD22
Kamalika Datta, Saman Fröhlich, Saeideh Shirinzadeh, Dev Narayan Yadav, Indranil Sengupta, Rolf Drechsler:
Unlocking High Resolution Arithmetic Operations within Memristive Crossbars for Error Tolerant Applications. VLSI-SoC 2022: 1-6
[c634]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/DrechslerM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/DrechslerM22
Rolf Drechsler, Alireza Mahzoon:
Preserving Design Hierarchy Information for Polynomial Formal Verification. VLSI-SoC 2022: 1-7
[c633]
- view
  authority control:
- export record
  dblp key:
  - conf/vts/MertenHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/MertenHD22
Marcel Merten, Sebastian Huhn, Rolf Drechsler:
A Hardware-based Evolutionary Algorithm with Multi-Objective Optimization Operators for On-Chip Transient Fault Detection. VTS 2022: 1-7
[p5]
- view
  authority control:
- export record
  dblp key:
  - books/sp/22/AutexierLD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/sp/22/AutexierLD22
Serge Autexier, Christoph Lüth, Rolf Drechsler:
Das Bremen Ambient Assisted Living Lab und darüber hinaus - Intelligente Umgebungen, smarte Services und Künstliche Intelligenz in der Medizin für den Menschen. Künstliche Intelligenz im Gesundheitswesen 2022: 835-850
[d2]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - data/10/TempelHD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/data/10/TempelHD22
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
Artifacts for the 2022 ATVA Paper: SISL: Concolic Testing of Structured Binary Input Formats via Partial Specification. Zenodo, 2022
[i20]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-2202-08046
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2202-08046
Mehran Goli, Rolf Drechsler:
Simulation-based Verification of SystemC-based VPs at the ESL. CoRR abs/2202.08046 (2022)
[i19]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2209-12477
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2209-12477
Jan Kleinekathöfer, Alireza Mahzoon, Rolf Drechsler:
Lower Bound Proof for the Size of BDDs representing a Shifted Addition. CoRR abs/2209.12477 (2022)
2021
[j133]
- view
  authority control:
- export record
  dblp key:
  - journals/esl/BrunsHGD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esl/BrunsHGD21
Niklas Bruns, Vladimir Herdt, Daniel Große, Rolf Drechsler:
Toward RISC-V CSR Compliance Testing. IEEE Embed. Syst. Lett. 13(4): 202-205 (2021)
[j132]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/BhattacharjeeBN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/BhattacharjeeBN21
Anirban Bhattacharjee, Chandan Bandyopadhyay, Philipp Niemann, Bappaditya Mondal, Rolf Drechsler, Hafizur Rahaman:
An improved heuristic technique for nearest neighbor realization of quantum circuits in 2D architecture. Integr. 76: 40-54 (2021)
[j131]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/BhattacharjeeBM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/BhattacharjeeBM21
Anirban Bhattacharjee, Chandan Bandyopadhyay, Angshu Mukherjee, Robert Wille, Rolf Drechsler, Hafizur Rahaman:
An ant colony based mapping of quantum circuits to nearest neighbor architectures. Integr. 78: 11-24 (2021)
[j130]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/jsa/HerdtGTD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/HerdtGTD21
Vladimir Herdt, Daniel Große, Sören Tempel, Rolf Drechsler:
Adaptive simulation with Virtual Prototypes in an open-source RISC-V evaluation platform. J. Syst. Archit. 116: 102135 (2021)
[c632]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HerdtTGD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HerdtTGD21
Vladimir Herdt, Sören Tempel, Daniel Große, Rolf Drechsler:
Mutation-based Compliance Testing for RISC-V. ASP-DAC 2021: 55-60
[c631]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/GoliD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/GoliD21
Mehran Goli, Rolf Drechsler:
ATLaS: Automatic Detection of Timing-based Information Leakage Flows for SystemC HLS Designs. ASP-DAC 2021: 67-72
[c630]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WalterHWTD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WalterHWTD21
Marcel Walter, Winston Haaswijk, Robert Wille, Frank Sill Torres, Rolf Drechsler:
One-pass Synthesis for Field-coupled Nanocomputing Technologies. ASP-DAC 2021: 574-580
[c629]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/0002GD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/0002GD21
Muhammad Hassan, Daniel Große, Rolf Drechsler:
System-Level Verification of Linear and Non-Linear Behaviors of RF Amplifiers using Metamorphic Relations. ASP-DAC 2021: 761-766
[c628]
- view
  authority control:
- export record
  dblp key:
  - conf/ats/MahzoonD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/MahzoonD21
Alireza Mahzoon, Rolf Drechsler:
Polynomial Formal Verification of Prefix Adders. ATS 2021: 85-90
[c627]
- view
  authority control:
- export record
  dblp key:
  - conf/cec/PlumpBD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cec/PlumpBD21
Christina Plump, Bernhard J. Berger, Rolf Drechsler:
Improving Evolutionary Algorithms by Enhancing an Approximative Fitness Function through Prediction Intervals. CEC 2021: 127-135
[c626]
- view
  authority control:
- export record
  dblp key:
  - conf/cec/PlumpBD21a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cec/PlumpBD21a
Christina Plump, Bernhard J. Berger, Rolf Drechsler:
Domain-driven Correlation-aware Recombination and Mutation Operators for Complex Real-world Applications. CEC 2021: 540-548
[c625]
- view
  authority control:
- export record
  dblp key:
  - conf/codes/MetzGD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/codes/MetzGD21
Christopher A. Metz, Mehran Goli, Rolf Drechsler:
Early power estimation of CUDA-based CNNs on GPGPUs: work-in-progress. CODES+ISSS 2021: 29-30
[c624]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/TempelHD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/TempelHD21
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
Towards Reliable Spatial Memory Safety for Embedded Software by Combining Checked C with Concolic Testing. DAC 2021: 667-672
[c623]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/MahzoonD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/MahzoonD21
Alireza Mahzoon, Rolf Drechsler:
Late Breaking Results: Polynomial Formal Verification of Fast Adders. DAC 2021: 1376-1377
[c622]
- view
  authority control:
- export record
  dblp key:
  - conf/date/0001BD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/0001BD21
Philipp Niemann, Chandan Bandyopadhyay, Rolf Drechsler:
Combining SWAPs and Remote Toffoli Gates in the Mapping to IBM QX Architectures. DATE 2021: 200-205
[c621]
- view
  authority control:
- export record
  dblp key:
  - conf/date/TempelHD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/TempelHD21
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
An Effective Methodology for Integrating Concolic Testing with SystemC-based Virtual Prototypes. DATE 2021: 218-221
[c620]
- view
  authority control:
- export record
  dblp key:
  - conf/date/SchollKMGD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/SchollKMGD21
Christoph Scholl, Alexander Konrad, Alireza Mahzoon, Daniel Große, Rolf Drechsler:
Verifying Dividers Using Symbolic Computer Algebra and Don't Care Optimization. DATE 2021: 1110-1115
[c619]
- view
  authority control:
- export record
  dblp key:
  - conf/date/PolianAABBDDD0G21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/PolianAABBDDD0G21
Ilia Polian, Frank Altmann, Tolga Arul, Christian Boit, Ralf Brederlow, Lucas Davi, Rolf Drechsler, Nan Du, Thomas Eisenbarth, Tim Güneysu, Sascha Hermann, Matthias Hiller, Rainer Leupers, Farhad Merchant, Thomas Mussenbrock, Stefan Katzenbeisser, Akash Kumar, Wolfgang Kunz, Thomas Mikolajick, Vivek Pachauri, Jean-Pierre Seifert, Frank Sill Torres, Jens Trommer:
Nano Security: From Nano-Electronics to Secure Systems. DATE 2021: 1334-1339
[c618]
- view
  authority control:
- export record
  dblp key:
  - conf/date/0002GD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/0002GD21
Muhammad Hassan, Daniel Große, Rolf Drechsler:
System Level Verification of Phase-Locked Loop using Metamorphic Relations. DATE 2021: 1378-1381
[c617]
- view
  authority control:
- export record
  dblp key:
  - conf/date/RaiGPHMSKDM021
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/RaiGPHMSKDM021
Shubham Rai, Siddharth Garg, Christian Pilato, Vladimir Herdt, Elmira Moussavi, Dominik Sisejkovic, Ramesh Karri, Rolf Drechsler, Farhad Merchant, Akash Kumar:
Vertical IP Protection of the Next-Generation Devices: Quo Vadis? DATE 2021: 1905-1914
[c616]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/Drechsler21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/Drechsler21
Rolf Drechsler:
PolyAdd: Polynomial Formal Verification of Adder Circuits. DDECS 2021: 99-104
[c615]
- view
  authority control:
- export record
  dblp key:
  - conf/dft/MertenHD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/MertenHD21
Marcel Merten, Sebastian Huhn, Rolf Drechsler:
A Codeword-based Compactor for On-Chip Generated Debug Data Using Two-Stage Artificial Neural Networks. DFT 2021: 1-6
[c614]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/NiemannMD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/NiemannMD21
Philipp Niemann, Luca Müller, Rolf Drechsler:
Combining SWAPs and Remote CNOT Gates for Quantum Circuit Transformation. DSD 2021: 495-501
[c613]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/GoliMD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/GoliMD21
Mehran Goli, Alireza Mahzoon, Rolf Drechsler:
Automated Debugging-Aware Visualization Technique for SystemC HLS Designs. DSD 2021: 519-526
[c612]
- view
  authority control:
- export record
  dblp key:
  - conf/dtis/HabibyHD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dtis/HabibyHD21
Payam Habiby, Sebastian Huhn, Rolf Drechsler:
Optimization-based Test Scheduling for IEEE 1687 Multi-Power Domain Networks Using Boolean Satisfiability. DTIS 2021: 1-4
[c611]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/Ahmadi-PourHD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/Ahmadi-PourHD21
Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler:
RISC-V AMS VP: An Open Source Evaluation Platform for Cyber-Physical Systems. FDL 2021: 1-7
[c610]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/GoliD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/GoliD21
Mehran Goli, Rolf Drechsler:
VIP-VP: Early Validation of SoCs Information Flow Policies using SystemC-based Virtual Prototypes. FDL 2021: 1-8
[c609]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/TempelHD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/TempelHD21
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
In-Vivo Stack Overflow Detection and Stack Size Estimation for Low-End Multithreaded Operating Systems using Virtual Prototypes. FDL 2021: 1-7
[c608]
- view
  authority control:
- export record
  dblp key:
  - conf/gecco/KraussMBD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/KraussMBD21
Rune Krauss, Marcel Merten, Mirco Bockholt, Rolf Drechsler:
ALF: a fitness-based artificial life form for evolving large-scale neural networks. GECCO Companion 2021: 225-226
[c607]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/Pieper0AD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/Pieper0AD21
Pascal Pieper, Ralf Wimmer, Gerhard Angst, Rolf Drechsler:
Minimally Invasive HW/SW Co-debug Live Visualization on Architecture Level. ACM Great Lakes Symposium on VLSI 2021: 321-326
[c606]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/GoliD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/GoliD21
Mehran Goli, Rolf Drechsler:
Early Validation of SoCs Security Architecture Against Timing Flows Using SystemC-based VPs. ICCAD 2021: 1-8
[c605]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/KlemmerFDG21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KlemmerFDG21
Lucas Klemmer, Saman Fröhlich, Rolf Drechsler, Daniel Große:
XbNN: Enabling CNNs on Edge Devices by Approximate On-Chip Dot Product Encoding. ISCAS 2021: 1-5
[c604]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/0001D21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/0001D21
Philipp Niemann, Rolf Drechsler:
Synthesis of Asymptotically Optimal Adders for Multiple-Valued Logic. ISMVL 2021: 178-182
[c603]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/SchnieberFD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/SchnieberFD21
Martha Schnieber, Saman Fröhlich, Rolf Drechsler:
Depth Optimized Synthesis of Symmetric Boolean Functions. ISVLSI 2021: 61-66
[c602]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/mbmv/Ahmadi-PourHD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/Ahmadi-PourHD21
Sallar Ahmadi-Pour, Vladimir Herdt, Rolf Drechsler:
Constrained Random Verification for RISC-V: Overview, Evaluation and Discussion. MBMV 2021: 1-8
[c601]
- view
  authority control:
- export record
  dblp key:
  - conf/memocode/BarhoushMD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memocode/BarhoushMD21
Mohammed Barhoush, Alireza Mahzoon, Rolf Drechsler:
Polynomial word-level verification of arithmetic circuits. MEMOCODE 2021: 1-9
[c600]
- view
  authority control:
- export record
  dblp key:
  - conf/modelsward/BornebuschLWD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/modelsward/BornebuschLWD21
Fritjof Bornebusch, Christoph Lüth, Robert Wille, Rolf Drechsler:
Performance Aspects of Correctness-oriented Synthesis Flows. MODELSWARD 2021: 76-86
[c599]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/0001MD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/0001MD21
Philipp Niemann, Luca Müller, Rolf Drechsler:
Finding Optimal Implementations of Non-native CNOT Gates Using SAT. RC 2021: 242-255
[c598]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/RieseHGD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/RieseHGD21
Frank Riese, Vladimir Herdt, Daniel Große, Rolf Drechsler:
Metamorphic Testing for Processor Verification: A RISC-V Case Study at the Instruction Level. VLSI-SoC 2021: 1-6
[p4]
- view
  authority control:
- export record
  dblp key:
  - series/faia/DrechslerJN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/series/faia/DrechslerJN21
Rolf Drechsler, Tommi A. Junttila, Ilkka Niemelä:
Non-Clausal SAT and ATPG. Handbook of Satisfiability 2021: 1047-1086
[d1]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - data/10/TempelHD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/data/10/TempelHD21
Sören Tempel, Vladimir Herdt, Rolf Drechsler:
Artifacts for the FDL21 Paper: In-Vivo Stack Overflow Detection and Stack Size Estimation for Low-End Multithreaded Operating Systems using Virtual Prototypes. Zenodo, 2021
[i18]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-2102-02645
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2102-02645
Christopher A. Metz, Mehran Goli, Rolf Drechsler:
Pick the Right Edge Device: Towards Power and Performance Estimation of CUDA-based CNNs on GPGPUs. CoRR abs/2102.02645 (2021)
[i17]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-2104-03024
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2104-03024
Rolf Drechsler:
Polynomial Circuit Verification using BDDs. CoRR abs/2104.03024 (2021)
[i16]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-2104-08252
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2104-08252
Rune Krauss, Marcel Merten, Mirco Bockholt, Rolf Drechsler:
ALF - A Fitness-Based Artificial Life Form for Evolving Large-Scale Neural Networks. CoRR abs/2104.08252 (2021)
2020
[j129]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/TorresNWD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/TorresNWD20
Frank Sill Torres, Philipp Niemann, Robert Wille, Rolf Drechsler:
Near Zero-Energy Computation Using Quantum-Dot Cellular Automata. ACM J. Emerg. Technol. Comput. Syst. 16(1): 11:1-11:16 (2020)
[j128]
- view
  authority control:
- export record
  dblp key:
  - journals/jsa/HerdtGPD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/HerdtGPD20
Vladimir Herdt, Daniel Große, Pascal Pieper, Rolf Drechsler:
RISC-V based virtual prototype: An extensible and configurable platform for the system-level. J. Syst. Archit. 109: 101756 (2020)
[j127]
- view
  authority control:
- export record
  dblp key:
  - journals/mam/TorresSFWNFNCWN20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/TorresSFWNFNCWN20
Frank Sill Torres, Pedro Arthur Silva, Geraldo Fontes, Marcel Walter, José Augusto Miranda Nacif, Ricardo Santos Ferreira, Omar Paranaiba Vilela Neto, Jeferson F. Chaves, Robert Wille, Philipp Niemann, Daniel Große, Rolf Drechsler:
On the impact of the synchronization constraint and interconnections in quantum-dot cellular automata. Microprocess. Microsystems 76: 103109 (2020)
[j126]
- view
  authority control:
- export record
  dblp key:
  - journals/qip/NiemannWD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/qip/NiemannWD20
Philipp Niemann, Robert Wille, Rolf Drechsler:
Advanced exact synthesis of Clifford+T circuits. Quantum Inf. Process. 19(1) (2020)
[j125]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/GoliSD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/GoliSD20
Mehran Goli, Jannis Stoppe, Rolf Drechsler:
Automated Nonintrusive Analysis of Electronic System Level Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(2): 492-505 (2020)
[j124]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/NiemannZDW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/NiemannZDW20
Philipp Niemann, Alwin Zulehner, Rolf Drechsler, Robert Wille:
Overcoming the Tradeoff Between Accuracy and Compactness in Decision Diagrams for Quantum Computation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(12): 4657-4668 (2020)
[j123]
- view
  authority control:
- export record
  dblp key:
  - journals/tetc/CuiSZWWDK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tetc/CuiSZWWDK20
Xiaotong Cui, Samah Mohamed Saeed, Alwin Zulehner, Robert Wille, Kaijie Wu, Rolf Drechsler, Ramesh Karri:
On the Difficulty of Inserting Trojans in Reversible Computing Architectures. IEEE Trans. Emerg. Top. Comput. 8(4): 960-972 (2020)
[j122]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/GoliD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/GoliD20
Mehran Goli, Rolf Drechsler:
PREASC: Automatic Portion Resilience Evaluation for Approximating SystemC-based Designs Using Regression Analysis Techniques. ACM Trans. Design Autom. Electr. Syst. 25(5): 40:1-40:28 (2020)
[c597]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/BornebuschLWD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/BornebuschLWD20
Fritjof Bornebusch, Christoph Lüth, Robert Wille, Rolf Drechsler:
Towards Automatic Hardware Synthesis from Formal Specification to Implementation. ASP-DAC 2020: 375-380
[c596]
- view
  authority control:
- export record
  dblp key:
  - conf/atva/HerdtGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/atva/HerdtGD20
Vladimir Herdt, Daniel Große, Rolf Drechsler:
RVX - A Tool for Concolic Testing of Embedded Binaries Targeting RISC-V Platforms. ATVA 2020: 543-549
[c595]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HerdtGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HerdtGD20
Vladimir Herdt, Daniel Große, Rolf Drechsler:
Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side^*. DAC 2020: 1-6
[c594]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/PieperHGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/PieperHGD20
Pascal Pieper, Vladimir Herdt, Daniel Große, Rolf Drechsler:
Dynamic Information Flow Tracking for Embedded Binaries using SystemC-based Virtual Prototypes. DAC 2020: 1-6
[c593]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/WalterWTGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WalterWTGD20
Marcel Walter, Robert Wille, Frank Sill Torres, Daniel Große, Rolf Drechsler:
Verification for Field-coupled Nanocomputing Circuits. DAC 2020: 1-6
[c592]
- view
  authority control:
- export record
  dblp key:
  - conf/date/MahzoonGSD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/MahzoonGSD20
Alireza Mahzoon, Daniel Große, Christoph Scholl, Rolf Drechsler:
Towards Formal Verification of Optimized and Industrial Multipliers. DATE 2020: 544-549
[c591]
- view
  authority control:
- export record
  dblp key:
  - conf/date/HerdtGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HerdtGD20
Vladimir Herdt, Daniel Große, Rolf Drechsler:
Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes^*. DATE 2020: 618-621
[c590]
- view
  authority control:
- export record
  dblp key:
  - conf/date/RingBLWD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/RingBLWD20
Martin Ring, Fritjof Bornebusch, Christoph Lüth, Robert Wille, Rolf Drechsler:
Verification Runtime Analysis: Get the Most Out of Partial Verification. DATE 2020: 873-878
[c589]
- view
  authority control:
- export record
  dblp key:
  - conf/date/HerdtGD20a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HerdtGD20a
Vladimir Herdt, Daniel Große, Rolf Drechsler:
Towards Specification and Testing of RISC-V ISA Compliance^⋆. DATE 2020: 995-998
[c588]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/LemmaGGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/LemmaGGD20
David Lemma, Mehran Goli, Daniel Große, Rolf Drechsler:
Towards Generation of a Programmable Power Management Unit at the Electronic System Level. DDECS 2020: 1-6
[c587]
- view
  authority control:
- export record
  dblp key:
  - conf/dft/Habiby0D20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/Habiby0D20
Payam Habiby, Sebastian Huhn, Rolf Drechsler:
Power-aware Test Scheduling for IEEE 1687 Networks with Multiple Power Domains. DFT 2020: 1-6
[c586]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/NiemannADD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/NiemannADD20
Philipp Niemann, Alexandre A. A. de Almeida, Gerhard W. Dueck, Rolf Drechsler:
Design Space Exploration in the Mapping of Reversible Circuits to IBM Quantum Computers. DSD 2020: 401-407
[c585]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/GarlandoWWRTD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/GarlandoWWRTD20
Umberto Garlando, Marcel Walter, Robert Wille, Fabrizio Riente, Frank Sill Torres, Rolf Drechsler:
ToPoliNano and fiction: Design Tools for Field-coupled Nanocomputing. DSD 2020: 408-415
[c584]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/Drechsler0P20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/Drechsler0P20
Rolf Drechsler, Sebastian Huhn, Christina Plump:
Combining Machine Learning and Formal Techniques for Small Data Applications - A Framework to Explore New Structural Materials. DSD 2020: 518-525
[c583]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HerdtGJD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HerdtGJD20
Vladimir Herdt, Daniel Große, Eyck Jentzsch, Rolf Drechsler:
Efficient Cross-Level Testing for Processor Verification: A RISC- V Case-Study. FDL 2020: 1-7
[c582]
- view
  authority control:
- export record
  dblp key:
  - conf/gecco/KraussMBFD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/KraussMBFD20
Rune Krauss, Marcel Merten, Mirco Bockholt, Saman Fröhlich, Rolf Drechsler:
Efficient machine learning through evolving combined deep neural networks. GECCO Companion 2020: 215-216
[c581]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/HerdtGWGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/HerdtGWGD20
Vladimir Herdt, Daniel Große, Jonas Wloka, Tim Güneysu, Rolf Drechsler:
Verification of Embedded Binaries using Coverage-guided Fuzzing with SystemC-based Virtual Prototypes. ACM Great Lakes Symposium on VLSI 2020: 101-106
[c580]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/BrunsGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/BrunsGD20
Niklas Bruns, Daniel Große, Rolf Drechsler:
Early Verification of ISA Extension Specifications using Deep Reinforcement Learning. ACM Great Lakes Symposium on VLSI 2020: 297-302
[c579]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/GoliMD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/GoliMD20
Mehran Goli, Alireza Mahzoon, Rolf Drechsler:
ASCHyRO: Automatic Fault Localization of SystemC HLS Designs Using a Hybrid Accurate Rank Ordering Technique. ICCD 2020: 179-186
[c578]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/HerdtGTD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/HerdtGTD20
Vladimir Herdt, Daniel Große, Sören Tempel, Rolf Drechsler:
Adaptive Simulation with Virtual Prototypes for RISC-V: Switching Between Fast and Accurate at Runtime. ICCD 2020: 312-315
[c577]
- view
  authority control:
- export record
  dblp key:
  - conf/ifm/MeywerkWGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ifm/MeywerkWGD20
Tim Meywerk, Marcel Walter, Daniel Große, Rolf Drechsler:
Clustering-Guided SMT($\mathcal {L\!R\!A}$) Learning. IFM 2020: 41-59
[c576]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/FrohlichSD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/FrohlichSD20
Saman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler:
Multiply-Accumulate Enhanced BDD-Based Logic Synthesis on RRAM Crossbars. ISCAS 2020: 1-5
[c575]
- view
  authority control:
- export record
  dblp key:
  - conf/isdcs/KeszoczeWD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isdcs/KeszoczeWD20
Oliver Keszöcze, Robert Wille, Rolf Drechsler:
One-pass Synthesis for Digital Microfluidic Biochips: A Survey. ISDCS 2020: 1-6
[c574]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/BhattacharjeeBM20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/BhattacharjeeBM20
Anirban Bhattacharjee, Chandan Bandyopadhyay, Angshu Mukherjee, Robert Wille, Rolf Drechsler, Hafizur Rahaman:
Efficient Implementation of Nearest Neighbor Quantum Circuits Using Clustering with Genetic Algorithm. ISMVL 2020: 40-45
[c573]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/FrohlichKGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/FrohlichKGD20
Saman Fröhlich, Lucas Klemmer, Daniel Große, Rolf Drechsler:
ASNet: Introducing Approximate Hardware to High-Level Synthesis of Neural Networks. ISMVL 2020: 64-69
[c572]
- view
  authority control:
- export record
  dblp key:
  - conf/isola/MeywerkWHKGD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isola/MeywerkWHKGD20
Tim Meywerk, Marcel Walter, Vladimir Herdt, Jan Kleinekathöfer, Daniel Große, Rolf Drechsler:
Verifying Safety Properties of Robotic Plans Operating in Real-World Environments via Logic-Based Environment Modeling. ISoLA (3) 2020: 326-347
[c571]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/WalterWTD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/WalterWTD20
Marcel Walter, Robert Wille, Frank Sill Torres, Rolf Drechsler:
Bail on Balancing: An Alternative Approach to the Physical Design of Field-Coupled Nanocomputing Circuits. ISVLSI 2020: 66-71
[c570]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/WalterD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/WalterD20
Marcel Walter, Rolf Drechsler:
Design Automation for Field-Coupled Nanotechnologies. ISVLSI 2020: 176-181
[c569]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/HerdtD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/HerdtD20
Vladimir Herdt, Rolf Drechsler:
Efficient Techniques to Strongly Enhance the Virtual Prototype Based Design Flow. ISVLSI 2020: 182-187
[c568]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/GoliD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/GoliD20
Mehran Goli, Rolf Drechsler:
Automated Design Understanding of SystemC-Based Virtual Prototypes: Data Extraction, Analysis and Visualization. ISVLSI 2020: 188-193
[c567]
- view
  authority control:
- export record
  dblp key:
  - conf/modelsward/BornebuschLWD20a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/modelsward/BornebuschLWD20a
Fritjof Bornebusch, Christoph Lüth, Robert Wille, Rolf Drechsler:
Safety First: About the Detection of Arithmetic Overflows in Hardware Design Specifications. MODELSWARD (Revised Selected Papers) 2020: 26-48
[c566]
- view
  authority control:
- export record
  dblp key:
  - conf/modelsward/BornebuschLWD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/modelsward/BornebuschLWD20
Fritjof Bornebusch, Christoph Lüth, Robert Wille, Rolf Drechsler:
Integer Overflow Detection in Hardware Designs at the Specification Level. MODELSWARD 2020: 41-48
[c565]
- view
  authority control:
- export record
  dblp key:
  - conf/sigcse/SerajKAD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sigcse/SerajKAD20
Mazyar Seraj, Eva-Sophie Katterfeldt, Serge Autexier, Rolf Drechsler:
Impacts of Creating Smart Everyday Objects on Young Female Students' Programming Skills and Attitudes. SIGCSE 2020: 1234-1240
[c564]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/BandyopadhyayWD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/BandyopadhyayWD20
Chandan Bandyopadhyay, Robert Wille, Rolf Drechsler, Hafizur Rahaman:
Post Synthesis-Optimization of Reversible Circuit using Template Matching. VDAT 2020: 1-4
[i15]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-2009-03242
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2009-03242
Rolf Drechsler:
PolyAdd: Polynomial Formal Verification of Adder Circuits. CoRR abs/2009.03242 (2020)

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2019
[j121]
- view
  authority control:
- export record
  dblp key:
  - journals/it/BachePWGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/it/BachePWGD19
Florian Bache, Christina Plump, Jonas Wloka, Tim Güneysu, Rolf Drechsler:
Evaluation of (power) side-channels in cryptographic implementations. it Inf. Technol. 61(1): 15-28 (2019)
[j120]
- view
  authority control:
- export record
  dblp key:
  - journals/it/GoliHGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/it/GoliHGD19
Mehran Goli, Muhammad Hassan, Daniel Große, Rolf Drechsler:
Security validation of VP-based SoCs using dynamic information flow tracking. it Inf. Technol. 61(1): 45-58 (2019)
[j119]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/WalterWGTD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/WalterWGTD19
Marcel Walter, Robert Wille, Daniel Große, Frank Sill Torres, Rolf Drechsler:
Placement and Routing for Tile-based Field-coupled Nanocomputing Circuits Is NP-complete (Research Note). ACM J. Emerg. Technol. Comput. Syst. 15(3): 29:1-29:10 (2019)
[j118]
- view
  authority control:
- export record
  dblp key:
  - journals/sttt/HerdtLGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sttt/HerdtLGD19
Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
Combining sequentialization-based verification of multi-threaded C programs with symbolic Partial Order Reduction. Int. J. Softw. Tools Technol. Transf. 21(5): 545-565 (2019)
[j117]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HerdtLGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HerdtLGD19
Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
Verifying SystemC Using Intermediate Verification Language and Stateful Symbolic Simulation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(7): 1359-1372 (2019)
[j116]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/AliotoAABBCCCCC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/AliotoAABBCCCCC19
Massimo Alioto, Magdy S. Abadir, Tughrul Arslan, Chirn Chye Boon, Andreas Burg, Chip-Hong Chang, Meng-Fan Chang, Yao-Wen Chang, Poki Chen, Pasquale Corsonello, Paolo Crovetti, Shiro Dosho, Rolf Drechsler, Ibrahim Abe M. Elfadel, Ruonan Han, Masanori Hashimoto, Chun-Huat Heng, Deukhyoun Heo, Tsung-Yi Ho, Houman Homayoun, Yuh-Shyan Hwang, Ajay Joshi, Rajiv V. Joshi, Tanay Karnik, Chulwoo Kim, Tony Tae-Hyoung Kim, Jaydeep Kulkarni, Volkan Kursun, Yoonmyung Lee, Hai Helen Li, Huawei Li, Prabhat Mishra, Baker Mohammad, Mehran Mozaffari Kermani, Makoto Nagata, Koji Nii, Partha Pratim Pande, Bipul C. Paul, Vasilis F. Pavlidis, José Pineda de Gyvez, Ioannis Savidis, Patrick Schaumont, Fabio Sebastiano, Anirban Sengupta, Mingoo Seok, Mircea R. Stan, Mark M. Tehranipoor, Aida Todri-Sanial, Marian Verhelst, Valerio Vignoli, Xiaoqing Wen, Jiang Xu, Wei Zhang, Zhengya Zhang, Jun Zhou, Mark Zwolinski, Stacey Weber:
Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory. IEEE Trans. Very Large Scale Integr. Syst. 27(2): 253-280 (2019)
[j115]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/HuhnFWD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/HuhnFWD19
Sebastian Huhn, Stefan Frehse, Robert Wille, Rolf Drechsler:
Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits. IEEE Trans. Very Large Scale Integr. Syst. 27(4): 875-887 (2019)
[j114]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/SaeedZWDK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/SaeedZWDK19
Samah Mohamed Saeed, Alwin Zulehner, Robert Wille, Rolf Drechsler, Ramesh Karri:
Reversible Circuits: IC/IP Piracy Attacks and Countermeasures. IEEE Trans. Very Large Scale Integr. Syst. 27(11): 2523-2535 (2019)
[c563]
- view
  authority control:
- export record
  dblp key:
  - conf/acmidc/SerajGAD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/acmidc/SerajGAD19
Mazyar Seraj, Cornelia S. Große, Serge Autexier, Rolf Drechsler:
Smart Homes Programming: Development and Evaluation of an Educational Programming Application for Young Learners. IDC 2019: 146-152
[c562]
- view
  authority control:
- export record
  dblp key:
  - conf/arc/SchmitzUGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arc/SchmitzUGD19
Kenneth Schmitz, Buse Ustaoglu, Daniel Große, Rolf Drechsler:
(ReCo)Fuse Your PRC or Lose Security: Finally Reliable Reconfiguration-Based Countermeasures on FPGAs. ARC 2019: 112-126
[c561]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WalterWTGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WalterWTGD19
Marcel Walter, Robert Wille, Frank Sill Torres, Daniel Große, Rolf Drechsler:
Scalable design for field-coupled nanocomputing circuits. ASP-DAC 2019: 197-202
[c560]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HerdtLGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HerdtLGD19
Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
Maximizing power state cross coverage in firmware-based power management. ASP-DAC 2019: 335-340
[c559]
- view
  authority control:
- export record
  dblp key:
  - conf/ats/DrechlserG19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/DrechlserG19
Rolf Drechsler, Daniel Große:
Ensuring Correctness of Next Generation Devices: From Reconfigurable to Self-Learning Systems. ATS 2019: 159-164
[c558]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/MahzoonGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/MahzoonGD19
Alireza Mahzoon, Daniel Große, Rolf Drechsler:
RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers. DAC 2019: 185
[c557]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/MassoudLCSMD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/MassoudLCSMD19
Rehab Massoud, Hoang M. Le, Peter Chini, Prakash Saivasan, Roland Meyer, Rolf Drechsler:
Temporal Tracing of On-Chip Signals using Timeprints. DAC 2019: 186
[c556]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HerdtGLD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HerdtGLD19
Vladimir Herdt, Daniel Große, Hoang M. Le, Rolf Drechsler:
Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study. DAC 2019: 188
[c555]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ZulehnerNDW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZulehnerNDW19
Alwin Zulehner, Philipp Niemann, Rolf Drechsler, Robert Wille:
Accuracy and Compactness in Decision Diagrams for Quantum Computation. DATE 2019: 280-283
[c554]
- view
  authority control:
- export record
  dblp key:
  - conf/date/FrohlichGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/FrohlichGD19
Saman Fröhlich, Daniel Große, Rolf Drechsler:
One Method - All Error-Metrics: A Three-Stage Approach for Error-Metric Evaluation in Approximate Computing. DATE 2019: 284-287
[c553]
- view
  authority control:
- export record
  dblp key:
  - conf/date/HerdtGLD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HerdtGLD19
Vladimir Herdt, Daniel Große, Hoang M. Le, Rolf Drechsler:
Verifying Instruction Set Simulators using Coverage-guided Fuzzing^*. DATE 2019: 360-365
[c552]
- view
  authority control:
- export record
  dblp key:
  - conf/date/HassanGLD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HassanGLD19
Muhammad Hassan, Daniel Große, Hoang M. Le, Rolf Drechsler:
Data Flow Testing for SystemC-AMS Timed Data Flow Models. DATE 2019: 366-371
[c551]
- view
  authority control:
- export record
  dblp key:
  - conf/date/LeGBD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LeGBD19
Hoang M. Le, Daniel Große, Niklas Bruns, Rolf Drechsler:
Detection of Hardware Trojans in SystemC HLS Designs via Coverage-guided Fuzzing. DATE 2019: 602-605
[c550]
- view
  authority control:
- export record
  dblp key:
  - conf/date/RingBLWD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/RingBLWD19
Martin Ring, Fritjof Bornebusch, Christoph Lüth, Robert Wille, Rolf Drechsler:
Better Late Than Never : Verification of Embedded Systems After Deployment. DATE 2019: 890-895
[c549]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/DrechslerL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/DrechslerL19
Rolf Drechsler, Christoph Lüth:
Code is Ethics - Formal Techniques for a Better World. DSD 2019: 1-3
[c548]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/Ustaoglu0TGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/Ustaoglu0TGD19
Buse Ustaoglu, Sebastian Huhn, Frank Sill Torres, Daniel Große, Rolf Drechsler:
SAT-Hard: A Learning-Based Hardware SAT-Solver. DSD 2019: 74-81
[c547]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/MeywerkWHGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/MeywerkWHGD19
Tim Meywerk, Marcel Walter, Vladimir Herdt, Daniel Große, Rolf Drechsler:
Towards Formal Verification of Plans for Cognition-Enabled Autonomous Robotic Agents. DSD 2019: 129-136
[c546]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/GoliD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/GoliD19
Mehran Goli, Rolf Drechsler:
Scalable Simulation-Based Verification of SystemC-Based Virtual Prototypes. DSD 2019: 522-529
[c545]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/0001TD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/0001TD19
Sebastian Huhn, Daniel Tille, Rolf Drechsler:
Hybrid Architecture for Embedded Test Compression to Process Rejected Test Patterns. ETS 2019: 1-2
[c544]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/DhotreECD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/DhotreECD19
Harshad Dhotre, Stephan Eggersglüß, Krishnendu Chakrabarty, Rolf Drechsler:
Machine Learning-based Prediction of Test Power. ETS 2019: 1-6
[c543]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HassanGVED19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HassanGVED19
Muhammad Hassan, Daniel Große, Thilo Vörtler, Karsten Einwich, Rolf Drechsler:
Functional Coverage-Driven Characterization of RF Amplifiers. FDL 2019: 1-8
[c542]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HerdtGDGJB0SSK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HerdtGDGJB0SSK19
Vladimir Herdt, Daniel Große, Rolf Drechsler, Christoph Gerum, Alexander Jung, Joscha Benz, Oliver Bringmann, Michael Schwarz, Dominik Stoffel, Wolfgang Kunz:
Systematic RISC-V based Firmware Design^⋆. FDL 2019: 1-8
[c541]
- view
  authority control:
- export record
  dblp key:
  - conf/formats/MassoudLD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/formats/MassoudLD19
Rehab Massoud, Hoang M. Le, Rolf Drechsler:
Property-Driven Timestamps Encoding for Timeprints-Based Tracing and Monitoring. FORMATS 2019: 41-58
[c540]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/GoliHGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/GoliHGD19
Mehran Goli, Muhammad Hassan, Daniel Große, Rolf Drechsler:
Automated Analysis of Virtual Prototypes at Electronic System Level. ACM Great Lakes Symposium on VLSI 2019: 307-310
[c539]
- view
  authority control:
- export record
  dblp key:
  - conf/icse/SerajGAD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icse/SerajGAD19
Mazyar Seraj, Cornelia S. Große, Serge Autexier, Rolf Drechsler:
Look what I can do: acquisition of programming skills in the context of living labs. ICSE (SEET) 2019: 197-207
[c538]
- view
  authority control:
- export record
  dblp key:
  - conf/irps/TorresAHD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/irps/TorresAHD19
Frank Sill Torres, Hussam Amrouch, Jörg Henkel, Rolf Drechsler:
Impact of NBTI on Increasing the Susceptibility of FinFET to Radiation. IRPS 2019: 1-6
[c537]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/TorresOD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/TorresOD19
Frank Sill Torres, Alberto García Ortiz, Rolf Drechsler:
HotAging - Impact of Power Dissipation on Hardware Degradation. ISCAS 2019: 1-5
[c536]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/ZulehnerNDW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/ZulehnerNDW19
Alwin Zulehner, Philipp Niemann, Rolf Drechsler, Robert Wille:
One Additional Qubit is Enough: Encoded Embeddings for Boolean Components in Quantum Circuits. ISMVL 2019: 1-6
[c535]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/NiemannGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/NiemannGD19
Philipp Niemann, Anshu Gupta, Rolf Drechsler:
T-depth Optimization for Fault-Tolerant Quantum Circuits. ISMVL 2019: 108-113
[c534]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/FrohlichSD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/FrohlichSD19
Saman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler:
Logic Synthesis for Hybrid CMOS-ReRAM Sequential Circuits. ISVLSI 2019: 431-436
[c533]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/WilleWTGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/WilleWTGD19
Robert Wille, Marcel Walter, Frank Sill Torres, Daniel Große, Rolf Drechsler:
Ignore Clocking Constraints: An Alternative Physical Design Methodology for Field-Coupled Nanotechnologies. ISVLSI 2019: 651-656
[c532]
- view
  authority control:
- export record
  dblp key:
  - conf/itc-asia/0001TD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc-asia/0001TD19
Sebastian Huhn, Daniel Tille, Rolf Drechsler:
A Hybrid Embedded Multichannel Test Compression Architecture for Low-Pin Count Test Environments in Safety-Critical Systems. ITC-Asia 2019: 115-120
[c531]
- view
  authority control:
- export record
  dblp key:
  - conf/kolicalling/SerajKBAD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/kolicalling/SerajKBAD19
Mazyar Seraj, Eva-Sophie Katterfeldt, Kerstin Bub, Serge Autexier, Rolf Drechsler:
Scratch and Google Blockly: How Girls' Programming Skills and Attitudes are Influenced. Koli Calling 2019: 23:1-23:10
[c530]
- view
  authority control:
- export record
  dblp key:
  - conf/latw/DhotreED19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/latw/DhotreED19
Harshad Dhotre, Stephan Eggersglüß, Rolf Drechsler:
Cluster-based Localization of IR-drop in Test Application considering Parasitic Elements. LATS 2019: 1-4
[c529]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/mbmv/FeyD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/FeyD19
Görschwin Fey, Rolf Drechsler:
Self-Explaining Digital Systems - Some Technical Steps. MBMV 2019: 1-8
[c528]
- view
  authority control:
- export record
  dblp key:
  - conf/nanoarch/FrerixSFD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nanoarch/FrerixSFD19
Steffen Frerix, Saeideh Shirinzadeh, Saman Fröhlich, Rolf Drechsler:
ComPRIMe: A Compiler for Parallel and Scalable ReRAM-based In-Memory Computing. NANOARCH 2019: 1-6
[c527]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BhattacharjeeBW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BhattacharjeeBW19
Anirban Bhattacharjee, Chandan Bandyopadhyay, Robert Wille, Rolf Drechsler, Hafizur Rahaman:
Improved Look-Ahead Approaches for Nearest Neighbor Synthesis of 1D Quantum Circuits. VLSID 2019: 203-208
[p3]
- view
  authority control:
- export record
  dblp key:
  - books/sp/19/FrohlichGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/sp/19/FrohlichGD19
Saman Fröhlich, Daniel Große, Rolf Drechsler:
Approximate Hardware Generation Using Formal Techniques. Approximate Circuits 2019: 155-174
[i14]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-1905-02477
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1905-02477
Marcel Walter, Robert Wille, Frank Sill Torres, Daniel Große, Rolf Drechsler:
fiction: An Open Source Framework for the Design of Field-coupled Nanocomputing Circuits. CoRR abs/1905.02477 (2019)
[i13]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-1906-02352
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1906-02352
Alwin Zulehner, Philipp Niemann, Rolf Drechsler, Robert Wille:
One Additional Qubit is Enough: Encoded Embeddings for Boolean Components in Quantum Circuits. CoRR abs/1906.02352 (2019)
2018
[b14]
- view
  authority control:
- export record
  dblp key:
  - books/daglib/0045943
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/daglib/0045943
Nils Przigoda, Robert Wille, Judith Przigoda, Rolf Drechsler:
Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers. Springer 2018, ISBN 978-3-319-72813-1
[j113]
- view
  authority control:
- export record
  dblp key:
  - journals/cl/PrzigodaNFWD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cl/PrzigodaNFWD18
Nils Przigoda, Philipp Niemann, Jonas Gomes Filho, Robert Wille, Rolf Drechsler:
Frame conditions in the automatic validation and verification of UML/OCL models: A symbolic formulation of modifies only statements. Comput. Lang. Syst. Struct. 54: 512-527 (2018)
[j112]
- view
  authority control:
- export record
  dblp key:
  - journals/ipl/KeszoczeSD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipl/KeszoczeSD18
Oliver Keszöcze, Mathias Soeken, Rolf Drechsler:
The complexity of error metrics. Inf. Process. Lett. 139: 1-7 (2018)
[j111]
- view
  authority control:
- export record
  dblp key:
  - journals/ipsj/DiepenbeckKSGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipsj/DiepenbeckKSGD18
Melanie Diepenbeck, Ulrich Kühne, Mathias Soeken, Daniel Große, Rolf Drechsler:
Behaviour Driven Development for Hardware Design. IPSJ Trans. Syst. LSI Des. Methodol. 11: 29-45 (2018)
[j110]
- view
  authority control:
- export record
  dblp key:
  - journals/mj/BandyopadhyayDW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/BandyopadhyayDW18
Chandan Bandyopadhyay, Rakesh Das, Robert Wille, Rolf Drechsler, Hafizur Rahaman:
Synthesis of circuits based on all-optical Mach-Zehnder Interferometers using Binary Decision Diagrams. Microelectron. J. 71: 19-29 (2018)
[j109]
- view
  authority control:
- export record
  dblp key:
  - journals/mj/KeszoczeNFD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/KeszoczeNFD18
Oliver Keszöcze, Philipp Niemann, Arved Friedemann, Rolf Drechsler:
On the complexity of design tasks for Digital Microfluidic Biochips. Microelectron. J. 78: 35-45 (2018)
[j108]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ShirinzadehSGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ShirinzadehSGD18
Saeideh Shirinzadeh, Mathias Soeken, Pierre-Emmanuel Gaillardon, Rolf Drechsler:
Logic Synthesis for RRAM-Based In-Memory Computing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(7): 1422-1435 (2018)
[j107]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/TorresWND18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/TorresWND18
Frank Sill Torres, Robert Wille, Philipp Niemann, Rolf Drechsler:
An Energy-Aware Model for the Logic Synthesis of Quantum-Dot Cellular Automata. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(12): 3031-3041 (2018)
[c526]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/Chandrasekharan18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/Chandrasekharan18
Arun Chandrasekharan, Stephan Eggersglüß, Daniel Große, Rolf Drechsler:
Approximation-aware testing for approximate circuits. ASP-DAC 2018: 239-244
[c525]
- view
  authority control:
- export record
  dblp key:
  - conf/date/WalterWGTD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/WalterWGTD18
Marcel Walter, Robert Wille, Daniel Große, Frank Sill Torres, Rolf Drechsler:
An exact method for design exploration of quantum-dot cellular automata. DATE 2018: 503-508
[c524]
- view
  authority control:
- export record
  dblp key:
  - conf/date/NiemannWD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/NiemannWD18
Philipp Niemann, Robert Wille, Rolf Drechsler:
Improved synthesis of Clifford+T quantum functionality. DATE 2018: 597-600
[c523]
- view
  authority control:
- export record
  dblp key:
  - conf/date/LeHGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LeHGD18
Hoang M. Le, Vladimir Herdt, Daniel Große, Rolf Drechsler:
Resilience evaluation via symbolic fault injection on intermediate code. DATE 2018: 845-850
[c522]
- view
  authority control:
- export record
  dblp key:
  - conf/date/HassanGLVED18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HassanGLVED18
Muhammad Hassan, Daniel Große, Hoang M. Le, Thilo Vörtler, Karsten Einwich, Rolf Drechsler:
Testbench qualification for SystemC-AMS timed data flow models. DATE 2018: 857-860
[c521]
- view
  authority control:
- export record
  dblp key:
  - conf/date/FrohlichGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/FrohlichGD18
Saman Fröhlich, Daniel Große, Rolf Drechsler:
Approximate hardware generation using symbolic computer algebra employing grobner basis. DATE 2018: 889-892
[c520]
- view
  authority control:
- export record
  dblp key:
  - conf/date/HerdtLGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HerdtLGD18
Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
Towards fully automated TLM-to-RTL property refinement. DATE 2018: 1508-1511
[c519]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/DhotreEDDP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/DhotreEDDP18
Harshad Dhotre, Stephan Eggersglüß, Rolf Drechsler, Mehdi Dehbashi, Ulrike Pfannkuchen:
Constraint-Based Pattern Retargeting for Reducing Localized Power Activity During Testing. DDECS 2018: 79-84
[c518]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/LemmaGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/LemmaGD18
David Lemma, Daniel Große, Rolf Drechsler:
Natural Language Based Power Domain Partitioning. DDECS 2018: 101-106
[c517]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/TorresSFNFNCD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/TorresSFNFNCD18
Frank Sill Torres, Pedro Arthur Silva, Geraldo Fontes, José Augusto Miranda Nacif, Ricardo Santos Ferreira, Omar Paranaiba Vilela Neto, Jeferson F. Chaves, Rolf Drechsler:
Exploration of the Synchronization Constraint in Quantum-dot Cellular Automata. DSD 2018: 642-648
[c516]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/TorresWWNGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/TorresWWNGD18
Frank Sill Torres, Robert Wille, Marcel Walter, Philipp Niemann, Daniel Große, Rolf Drechsler:
Evaluating the Impact of Interconnections in Quantum-Dot Cellular Automata. DSD 2018: 649-656
[c515]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/FrohlichGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/FrohlichGD18
Saman Fröhlich, Daniel Große, Rolf Drechsler:
Towards Reversed Approximate Hardware Design. DSD 2018: 665-671
[c514]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HerdtGLD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HerdtGLD18
Vladimir Herdt, Daniel Große, Hoang M. Le, Rolf Drechsler:
Extensible and Configurable RISC-V Based Virtual Prototype. FDL 2018: 5-16
[c513]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/Wille0DS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/Wille0DS18
Robert Wille, Bing Li, Rolf Drechsler, Ulf Schlichtmann:
Automatic Design of Microfluidic Devices. FDL 2018: 5-16
[c512]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/UstaogluHGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/UstaogluHGD18
Buse Ustaoglu, Sebastian Huhn, Daniel Große, Rolf Drechsler:
SAT-Lancer: A Hardware SAT-Solver for Self-Verification. ACM Great Lakes Symposium on VLSI 2018: 479-482
[c511]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/SaeedCZWD0K18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/SaeedCZWD0K18
Samah Mohamed Saeed, Xiaotong Cui, Alwin Zulehner, Robert Wille, Rolf Drechsler, Kaijie Wu, Ramesh Karri:
IC/IP piracy assessment of reversible logic. ICCAD 2018: 5
[c510]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/MahzoonGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/MahzoonGD18
Alireza Mahzoon, Daniel Große, Rolf Drechsler:
PolyCleaner: clean your polynomials before backward rewriting to verify million-gate multipliers. ICCAD 2018: 129
[c509]
- view
  authority control:
- export record
  dblp key:
  - conf/iolts/SchmidtMROD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/SchmidtMROD18
Robert Schmidt, Rehab Massoud, Jaan Raik, Alberto García Ortiz, Rolf Drechsler:
Reliability Improvements for Multiprocessor Systems by Health-Aware Task Scheduling. IOLTS 2018: 247-250
[c508]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/Al-WardiWD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/Al-WardiWD18
Zaid Al-Wardi, Robert Wille, Rolf Drechsler:
Synthesis of Reversible Circuits Using Conventional Hardware Description Languages. ISMVL 2018: 97-102
[c507]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/ShirinzadehDD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/ShirinzadehDD18
Saeideh Shirinzadeh, Kamalika Datta, Rolf Drechsler:
Logic Design Using Memristors: An Emerging Technology. ISMVL 2018: 121-126
[c506]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/BhattacharjeeBW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/BhattacharjeeBW18
Anirban Bhattacharjee, Chandan Bandyopadhyay, Robert Wille, Rolf Drechsler, Hafizur Rahaman:
A Novel Approach for Nearest Neighbor Realization of 2D Quantum Circuits. ISVLSI 2018: 305-310
[c505]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/MahzoonGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/MahzoonGD18
Alireza Mahzoon, Daniel Große, Rolf Drechsler:
Combining Symbolic Computer Algebra and Boolean Satisfiability for Automatic Debugging and Fixing of Complex Multipliers. ISVLSI 2018: 351-356
[c504]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/ShirinzadehD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/ShirinzadehD18
Saeideh Shirinzadeh, Rolf Drechsler:
Logic Synthesis for In-memory Computing Using Resistive Memories. ISVLSI 2018: 375-380
[c503]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/SchmitzKSGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/SchmitzKSGD18
Kenneth Schmitz, Oliver Keszöcze, Jurij Schmidt, Daniel Große, Rolf Drechsler:
Towards Dynamic Execution Environment for System Security Protection Against Hardware Flaws. ISVLSI 2018: 557-562
[c502]
- view
  authority control:
- export record
  dblp key:
  - conf/ivsw/DrechslerLFG18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ivsw/DrechslerLFG18
Rolf Drechsler, Christoph Lüth, Görschwin Fey, Tim Güneysu:
Towards Self-Explaining Digital Systems: A Design Methodology for the Next Generation. IVSW 2018: 1-6
[c501]
- view
  authority control:
- export record
  dblp key:
  - conf/ivsw/Drechsler18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ivsw/Drechsler18
Rolf Drechsler:
Keynotes: Towards Self-Explaining Digital Systems: A Design Methodology for the Next Generation. IVSW 2018: i-iii
[c500]
- view
  authority control:
- export record
  dblp key:
  - conf/ldic/StoppePHD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ldic/StoppePHD18
Jannis Stoppe, Christina Plump, Sebastian Huhn, Rolf Drechsler:
Building Fast Multi Agent Systems Using Hardware Design Languages for High-Throughput Systems. LDIC 2018: 400-405
[c499]
- view
  - electronic edition via handle.net
  - details & citations
- export record
  dblp key:
  - conf/mbmv/HerdtLGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/HerdtLGD18
Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
Towards Automated Refinement of TLM Properties to RTL. MBMV 2018
[c498]
- view
  authority control:
- export record
  dblp key:
  - conf/modelsward/NiemannPWD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/modelsward/NiemannPWD18
Philipp Niemann, Nils Przigoda, Robert Wille, Rolf Drechsler:
Analyzing Frame Conditions in UML/OCL Models - Consistency Equivalence and Independence. MODELSWARD 2018: 139-151
[c497]
- view
  authority control:
- export record
  dblp key:
  - conf/modelsward/NiemannPWD18a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/modelsward/NiemannPWD18a
Philipp Niemann, Nils Przigoda, Robert Wille, Rolf Drechsler:
Generation and Validation of Frame Conditions in Formal Models. MODELSWARD (Revised Selected Papers) 2018: 259-283
[c496]
- view
  authority control:
- export record
  dblp key:
  - conf/norchip/LemmaGGD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/norchip/LemmaGGD18
David Lemma, Mehran Goli, Daniel Große, Rolf Drechsler:
Power Intent from Initial ESL Prototypes: Extracting Power Management Parameters^*. NORCAS 2018: 1-6
[c495]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/Sarvaghad-Moghaddam18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/Sarvaghad-Moghaddam18
Moein Sarvaghad-Moghaddam, Philipp Niemann, Rolf Drechsler:
Multi-objective Synthesis of Quantum Circuits Using Genetic Programming. RC 2018: 220-227
[c494]
- view
  authority control:
- export record
  dblp key:
  - conf/rsp/GoliSD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/GoliSD18
Mehran Goli, Jannis Stoppe, Rolf Drechsler:
Resilience Evaluation for Approximating SystemC Designs Using Machine Learning Techniques. RSP 2018: 97-103
[c493]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/KeszoczeIWCD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KeszoczeIWCD18
Oliver Keszöcze, Mohamed Ibrahim, Robert Wille, Krishnendu Chakrabarty, Rolf Drechsler:
Exact Synthesis of Biomolecular Protocols for Multiple Sample Pathways on Digital Microfluidic Biochips. VLSID 2018: 121-126
[p2]
- view
  authority control:
- export record
  dblp key:
  - books/sp/18/WilleCDK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/sp/18/WilleCDK18
Robert Wille, Krishnendu Chakrabarty, Rolf Drechsler, Priyank Kalla:
Emerging Circuit Technologies: An Overview on the Next Generation of Circuits. Advanced Logic Synthesis 2018: 43-67
[e15]
- view
  authority control:
- export record
  dblp key:
  - books/sp/18/RD2018
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/sp/18/RD2018
André Inácio Reis, Rolf Drechsler:
Advanced Logic Synthesis. Springer 2018, ISBN 978-3-319-67294-6 [contents]
[i12]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-1811-03894
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1811-03894
Frank Sill Torres, Philipp Niemann, Robert Wille, Rolf Drechsler:
Breaking Landauer's Limit\\Using Quantum-dot Cellular Automata. CoRR abs/1811.03894 (2018)
2017
[j106]
- view
  authority control:
- export record
  dblp key:
  - journals/computer/SoekenGSDM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/computer/SoekenGSDM17
Mathias Soeken, Pierre-Emmanuel Gaillardon, Saeideh Shirinzadeh, Rolf Drechsler, Giovanni De Micheli:
A PLiM Computer for the Internet of Things. Computer 50(6): 35-40 (2017)
[j105]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/DebWKSD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/DebWKSD17
Arighna Deb, Robert Wille, Oliver Keszöcze, Saeideh Shirinzadeh, Rolf Drechsler:
Synthesis of optical circuits using binary decision diagrams. Integr. 59: 42-51 (2017)
[j104]
- view
  authority control:
- export record
  dblp key:
  - journals/jolpe/WilleKOTD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/WilleKOTD17
Robert Wille, Oliver Keszöcze, Lars Othmer, Michael Kirkedal Thomsen, Rolf Drechsler:
An Automated Approach for Generating and Checking Control Logic for Reversible Hardware Description Language-Based Designs. J. Low Power Electron. 13(4): 633-641 (2017)
[j103]
- view
  authority control:
- export record
  dblp key:
  - journals/sttt/RienerHFSGDF17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sttt/RienerHFSGDF17
Heinz Riener, Finn Haedicke, Stefan Frehse, Mathias Soeken, Daniel Große, Rolf Drechsler, Görschwin Fey:
metaSMT: focus on your application and not on solver integration. Int. J. Softw. Tools Technol. Transf. 19(5): 605-621 (2017)
[j102]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/AledoPWDS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/AledoPWDS17
Pablo González de Aledo, Nils Przigoda, Robert Wille, Rolf Drechsler, Pablo Sánchez Espeso:
Towards a Verification Flow Across Abstraction Levels Verifying Implementations Against Their Formal Specification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(3): 475-488 (2017)
[c492]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/SchmitzCFGD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/SchmitzCFGD17
Kenneth Schmitz, Arun Chandrasekharan, Jonas Gomes Filho, Daniel Große, Rolf Drechsler:
Trust is good, control is better: Hardware-based instruction-replacement for reliable processor-IPs. ASP-DAC 2017: 57-62
[c491]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HuhnFWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HuhnFWD17
Sebastian Huhn, Stefan Frehse, Robert Wille, Rolf Drechsler:
Enhancing robustness of sequential circuits using application-specific knowledge and formal methods. ASP-DAC 2017: 182-187
[c490]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/KeszoczeLGWCD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/KeszoczeLGWCD17
Oliver Keszöcze, Zipeng Li, Andreas Grimmer, Robert Wille, Krishnendu Chakrabarty, Rolf Drechsler:
Exact routing for micro-electrode-dot-array digital microfluidic biochips. ASP-DAC 2017: 708-713
[c489]
- view
  authority control:
- export record
  dblp key:
  - conf/ats/DhotreED17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/DhotreED17
Harshad Dhotre, Stephan Eggersglüß, Rolf Drechsler:
Identification of Efficient Clustering Techniques for Test Power Activity on the Layout. ATS 2017: 108-113
[c488]
- view
  authority control:
- export record
  dblp key:
  - conf/date/HassanHLCGD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HassanHLCGD17
Muhammad Hassan, Vladimir Herdt, Hoang M. Le, Mingsong Chen, Daniel Große, Rolf Drechsler:
Data flow testing for virtual prototypes. DATE 2017: 380-385
[c487]
- view
  authority control:
- export record
  dblp key:
  - conf/date/HuhnECD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HuhnECD17
Sebastian Huhn, Stephan Eggersglüß, Krishnendu Chakrabarty, Rolf Drechsler:
Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression. DATE 2017: 578-583
[c486]
- view
  authority control:
- export record
  dblp key:
  - conf/date/GoliSD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/GoliSD17
Mehran Goli, Jannis Stoppe, Rolf Drechsler:
Automatic equivalence checking for SystemC-TLM 2.0 models against their formal specifications. DATE 2017: 630-633
[c485]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ShirinzadehSGMD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ShirinzadehSGMD17
Saeideh Shirinzadeh, Mathias Soeken, Pierre-Emmanuel Gaillardon, Giovanni De Micheli, Rolf Drechsler:
Endurance management for resistive Logic-In-Memory computing architectures. DATE 2017: 1092-1097
[c484]
- view
  authority control:
- export record
  dblp key:
  - conf/date/SchneiderKSD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/SchneiderKSD17
Leonard Schneider, Oliver Keszöcze, Jannis Stoppe, Rolf Drechsler:
Effects of cell shapes on the routability of Digital Microfluidic Biochips. DATE 2017: 1627-1630
[c483]
- view
  authority control:
- export record
  dblp key:
  - conf/dft/DhotreEDPD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/DhotreEDPD17
Harshad Dhotre, Stephan Eggersglüß, Mehdi Dehbashi, Ulrike Pfannkuchen, Rolf Drechsler:
Machine learning based test pattern analysis for localizing critical power activity areas. DFT 2017: 1-6
[c482]
- view
  authority control:
- export record
  dblp key:
  - conf/dft/HuhnED17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/HuhnED17
Sebastian Huhn, Stephan Eggersglüß, Rolf Drechsler:
Reconfigurable TAP controllers with embedded compression for large test data volume. DFT 2017: 1-6
[c481]
- view
  authority control:
- export record
  dblp key:
  - conf/dft/TorresLD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/TorresLD17
Frank Sill Torres, Pedro Fausto Rodrigues Leite, Rolf Drechsler:
Unintrusive aging analysis based on offline learning. DFT 2017: 1-4
[c480]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/MichaelDESHA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/MichaelDESHA17
Maria K. Michael, Rolf Drechsler, Stephan Eggersglüß, Haralampos-G. D. Stratigopoulos, Sybille Hellebrand, Rob Aitken:
Foreword. ETS 2017: 1-2
[c479]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HerdtLGD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HerdtLGD17
Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
Towards early validation of firmware-based power management using virtual prototypes: A constrained random approach. FDL 2017: 1-8
[c478]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HerdtLGD17a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HerdtLGD17a
Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
Towards Early Validation of Firmware-Based Power Management Using Virtual Prototypes: A Constrained Random Approach. FDL (Selected Papers) 2017: 25-44
[c477]
- view
  authority control:
- export record
  dblp key:
  - conf/formats/MassoudSGD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/formats/MassoudSGD17
Rehab Massoud, Jannis Stoppe, Daniel Große, Rolf Drechsler:
Semi-formal Cycle-Accurate Temporal Execution Traces Reconstruction. FORMATS 2017: 335-351
[c476]
- view
  authority control:
- export record
  dblp key:
  - conf/gecco/ShirinzadehSGD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/ShirinzadehSGD17
Saeideh Shirinzadeh, Mathias Soeken, Daniel Große, Rolf Drechsler:
An adaptive prioritized ε-preferred evolutionary algorithm for approximate BDD optimization. GECCO 2017: 1232-1239
[c475]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/Chandrasekharan17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/Chandrasekharan17
Arun Chandrasekharan, Daniel Große, Rolf Drechsler:
ProACt: A Processor for High Performance On-demand Approximate Computing. ACM Great Lakes Symposium on VLSI 2017: 463-466
[c474]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/DebWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/DebWD17
Arighna Deb, Robert Wille, Rolf Drechsler:
Dedicated synthesis for MZI-based optical circuits based on AND-inverter graphs. ICCAD 2017: 233-238
[c473]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HassanHLGD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HassanHLGD17
Muhammad Hassan, Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
Early SoC security validation by VP-based static information flow analysis. ICCAD 2017: 400-407
[c472]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/GoliSD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/GoliSD17
Mehran Goli, Jannis Stoppe, Rolf Drechsler:
Automatic Protocol Compliance Checking of SystemC TLM-2.0 Simulation Behavior Using Timed Automata. ICCD 2017: 377-384
[c471]
- view
  authority control:
- export record
  dblp key:
  - conf/ised/BornebuschWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/BornebuschWD17
Fritjof Bornebusch, Robert Wille, Rolf Drechsler:
Towards lightweight satisfiability solvers for self-verification. ISED 2017: 1-5
[c470]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/KoleRD0D17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/KoleRD0D17
Abhoy Kole, P. Mercy Nesa Rani, Kamalika Datta, Indranil Sengupta, Rolf Drechsler:
Exact Synthesis of Ternary Reversible Functions Using Ternary Toffoli Gates. ISMVL 2017: 179-184
[c469]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/Al-WardiWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/Al-WardiWD17
Zaid Al-Wardi, Robert Wille, Rolf Drechsler:
Extensions to the Reversible Hardware Description Language SyReC. ISMVL 2017: 185-190
[c468]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/FroehlichGD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/FroehlichGD17
Saman Fröhlich, Daniel Große, Rolf Drechsler:
Error Bounded Exact BDD Minimization in Approximate Computing. ISMVL 2017: 254-259
[c467]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/DebWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/DebWD17
Arighna Deb, Robert Wille, Rolf Drechsler:
OR-Inverter Graphs for the Synthesis of Optical Circuits. ISMVL 2017: 278-283
[c466]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/StoppeKLWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/StoppeKLWD17
Jannis Stoppe, Oliver Keszöcze, Maximilian Luenert, Robert Wille, Rolf Drechsler:
BioViz: An Interactive Visualization Engine for the Design of Digital Microfluidic Biochips. ISVLSI 2017: 170-175
[c465]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/mbmv/FrohlichGD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/FrohlichGD17
Saman Fröhlich, Daniel Große, Rolf Drechsler:
Exakte BDD Minimierung mit Fehlerschranke für den Einsatz im Approximate Computing. MBMV 2017: 27-38
[c464]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/mbmv/SchneiderKSD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/SchneiderKSD17
Leonard Schneider, Oliver Keszöcze, Jannis Stoppe, Rolf Drechsler:
Einfluss von Zellformen auf das Routing von Digital Microfluidic Biochips. MBMV 2017: 75-78
[c463]
- view
  authority control:
- export record
  dblp key:
  - conf/memocode/PrzigodaNPHWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memocode/PrzigodaNPHWD17
Nils Przigoda, Philipp Niemann, Judith Peters, Frank Hilken, Robert Wille, Rolf Drechsler:
More than true or false: native support of irregular values in the automatic validation & verification of UML/OCL models. MEMOCODE 2017: 77-86
[c462]
- view
  authority control:
- export record
  dblp key:
  - conf/memocode/Chandrasekharan17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memocode/Chandrasekharan17
Arun Chandrasekharan, Daniel Große, Rolf Drechsler:
Yise - a novel framework for boolean networks using y-inverter graphs. MEMOCODE 2017: 114-117
[c461]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/Al-WardiWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/Al-WardiWD17
Zaid Al-Wardi, Robert Wille, Rolf Drechsler:
Towards VHDL-Based Design of Reversible Circuits - Work in Progress Report. RC 2017: 102-108
[c460]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/NiemannZWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/NiemannZWD17
Philipp Niemann, Alwin Zulehner, Robert Wille, Rolf Drechsler:
Efficient Construction of QMDDs for Irreversible, Reversible, and Quantum Functions. RC 2017: 214-231
[c459]
- view
  authority control:
- export record
  dblp key:
  - conf/ssci/HuhnSECD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ssci/HuhnSECD17
Sebastian Huhn, Heike Sonnenberg, Stephan Eggersglüß, Brigitte Clausen, Rolf Drechsler:
Revealing properties of structural materials by combining regression-based algorithms and nano indentation measurements. SSCI 2017: 1-6
[e14]
- view
  - table of contents in dblp
  - details & citations
- export record
  dblp key:
  - conf/mbmv/2017
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/2017
Daniel Große, Rolf Drechsler:
Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, MBMV 2017, Bremen, Germany, February 8-9, 2017. Shaker Verlag 2017, ISBN 978-3-8440-4996-1 [contents]
[i11]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/SaeedCWZ0DK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/SaeedCWZ0DK17
Samah Mohamed Saeed, Xiaotong Cui, Robert Wille, Alwin Zulehner, Kaijie Wu, Rolf Drechsler, Ramesh Karri:
Towards Reverse Engineering Reversible Logic. CoRR abs/1704.08397 (2017)
[i10]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/CuiSZWD0K17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/CuiSZWD0K17
Xiaotong Cui, Samah Mohamed Saeed, Alwin Zulehner, Robert Wille, Rolf Drechsler, Kaijie Wu, Ramesh Karri:
On the Difficulty of Inserting Trojans in Reversible Computing Architectures. CoRR abs/1705.00767 (2017)
2016
[j101]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/iet-cps/PrzigodaSWD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cps/PrzigodaSWD16
Nils Przigoda, Mathias Soeken, Robert Wille, Rolf Drechsler:
Verifying the structure and behavior in UML/OCL models using satisfiability solvers. IET Cyper-Phys. Syst.: Theory & Appl. 1(1): 49-59 (2016)
[j100]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/WilleSSD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/WilleSSD16
Robert Wille, Eleonora Schönborn, Mathias Soeken, Rolf Drechsler:
SyReC: A hardware description language for the specification and synthesis of reversible circuits. Integr. 53: 39-53 (2016)
[j99]
- view
  authority control:
- export record
  dblp key:
  - journals/jcsc/PrzigodaWD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/PrzigodaWD16
Nils Przigoda, Robert Wille, Rolf Drechsler:
Analyzing Inconsistencies in UML/OCL Models. J. Circuits Syst. Comput. 25(3): 1640021:1-1640021:21 (2016)
[j98]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/DebDRWDB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/DebDRWDB16
Arighna Deb, Debesh K. Das, Hafizur Rahaman, Robert Wille, Rolf Drechsler, Bhargab B. Bhattacharya:
Reversible Synthesis of Symmetric Functions with a Simple Regular Structure and Easy Testability. ACM J. Emerg. Technol. Comput. Syst. 12(4): 34:1-34:29 (2016)
[j97]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/SoekenWKMD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/SoekenWKMD16
Mathias Soeken, Robert Wille, Oliver Keszöcze, D. Michael Miller, Rolf Drechsler:
Embedding of Large Boolean Functions for Reversible Logic. ACM J. Emerg. Technol. Comput. Syst. 12(4): 41:1-41:26 (2016)
[j96]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/DebWKHD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/DebWKHD16
Arighna Deb, Robert Wille, Oliver Keszöcze, Stefan Hillmich, Rolf Drechsler:
Gates vs. Splitters: Contradictory Optimization Objectives in the Synthesis of Optical Circuits. ACM J. Emerg. Technol. Comput. Syst. 13(1): 11:1-11:13 (2016)
[j95]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/jsc/SoekenTDD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsc/SoekenTDD16
Mathias Soeken, Laura Tague, Gerhard W. Dueck, Rolf Drechsler:
Ancilla-free synthesis of large reversible functions using binary decision diagrams. J. Symb. Comput. 73: 1-26 (2016)
[j94]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/NiemannWMTD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/NiemannWMTD16
Philipp Niemann, Robert Wille, D. Michael Miller, Mitchell A. Thornton, Rolf Drechsler:
QMDDs: Efficient Quantum Function Representation and Manipulation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(1): 86-99 (2016)
[j93]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/EggersgluBSKD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/EggersgluBSKD16
Stephan Eggersglüß, Kenneth Schmitz, Rene Krenz-Baath, Rolf Drechsler:
On Optimization-Based ATPG and Its Application for Highly Compacted Test Sets. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(12): 2104-2117 (2016)
[j92]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/tcs/AbdessaiedADS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcs/AbdessaiedADS16
Nabila Abdessaied, Matthew Amy, Rolf Drechsler, Mathias Soeken:
Complexity of reversible circuits and their quantum implementations. Theor. Comput. Sci. 618: 85-106 (2016)
[c458]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WilleKWRCD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WilleKWRCD16
Robert Wille, Oliver Keszöcze, Marcel Walter, Patrick Rohrs, Anupam Chattopadhyay, Rolf Drechsler:
Look-ahead schemes for nearest neighbor optimization of 1D and 2D quantum circuits. ASP-DAC 2016: 292-297
[c457]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/SoekenGCD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/SoekenGCD16
Mathias Soeken, Daniel Große, Arun Chandrasekharan, Rolf Drechsler:
BDD minimization for approximate computing. ASP-DAC 2016: 474-479
[c456]
- view
  authority control:
- export record
  dblp key:
  - conf/cav/HerdtLGD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cav/HerdtLGD16
Vladimir Herdt, Hoang Minh Le, Daniel Große, Rolf Drechsler:
ParCoSS: Efficient Parallelized Compiled Symbolic Simulation. CAV (2) 2016: 177-183
[c455]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/SoekenSGADM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/SoekenSGADM16
Mathias Soeken, Saeideh Shirinzadeh, Pierre-Emmanuel Gaillardon, Luca Gaetano Amarù, Rolf Drechsler, Giovanni De Micheli:
An MIG-based compiler for programmable logic-in-memory architectures. DAC 2016: 117:1-117:6
[c454]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/Chandrasekharan16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/Chandrasekharan16
Arun Chandrasekharan, Mathias Soeken, Daniel Große, Rolf Drechsler:
Precise error determination of approximated components in sequential circuits with model checking. DAC 2016: 129:1-129:6
[c453]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/date/GuZCGD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/GuZCGD16
Fan Gu, Xinqian Zhang, Mingsong Chen, Daniel Große, Rolf Drechsler:
Quantitative timing analysis of UML activity diagrams using statistical model checking. DATE 2016: 780-785
[c452]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/date/ShirinzadehSGD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ShirinzadehSGD16
Saeideh Shirinzadeh, Mathias Soeken, Pierre-Emmanuel Gaillardon, Rolf Drechsler:
Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs. DATE 2016: 948-953
[c451]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/date/Sayed-AhmedGKSD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/Sayed-AhmedGKSD16
Amr A. R. Sayed-Ahmed, Daniel Große, Ulrich Kühne, Mathias Soeken, Rolf Drechsler:
Formal verification of integer multipliers by combining Gröbner basis with logic reduction. DATE 2016: 1048-1053
[c450]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/date/LeHGD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LeHGD16
Hoang Minh Le, Vladimir Herdt, Daniel Große, Rolf Drechsler:
Towards formal verification of real-world SystemC TLM peripheral models - a case study. DATE 2016: 1160-1163
[c449]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/ShirinzadehSD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/ShirinzadehSD16
Saeideh Shirinzadeh, Mathias Soeken, Rolf Drechsler:
Multi-objective BDD optimization for RRAM based circuit design. DDECS 2016: 46-51
[c448]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/HuhnED16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/HuhnED16
Sebastian Huhn, Stephan Eggersglüß, Rolf Drechsler:
VecTHOR: Low-cost compression architecture for IEEE 1149-compliant TAP controllers. ETS 2016: 1-6
[c447]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HerdtLGD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HerdtLGD16
Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
On the application of formal fault localization to automated RTL-to-TLM fault correspondence analysis for fast and accurate VP-based error effect simulation - a case study. FDL 2016: 1-8
[c446]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/RingSLD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/RingSLD16
Martin Ring, Jannis Stoppe, Christoph Lüth, Rolf Drechsler:
Change impact analysis for hardware designs from natural language to system level. FDL 2016: 1-7
[c445]
- view
  authority control:
- export record
  dblp key:
  - conf/fmcad/Sayed-AhmedGSD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fmcad/Sayed-AhmedGSD16
Amr A. R. Sayed-Ahmed, Daniel Große, Mathias Soeken, Rolf Drechsler:
Equivalence checking using Gröbner bases. FMCAD 2016: 169-176
[c444]
- view
  authority control:
- export record
  dblp key:
  - conf/gecco/ShirinzadehSGD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/ShirinzadehSGD16
Saeideh Shirinzadeh, Mathias Soeken, Daniel Große, Rolf Drechsler:
Approximate BDD Optimization with Prioritized ε-Preferred Evolutionary Algorithm. GECCO (Companion) 2016: 79-80
[c443]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HerdtLGD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HerdtLGD16
Vladimir Herdt, Hoang M. Le, Daniel Große, Rolf Drechsler:
Compiled symbolic simulation for systemC. ICCAD 2016: 52
[c442]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/Chandrasekharan16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/Chandrasekharan16
Arun Chandrasekharan, Mathias Soeken, Daniel Große, Rolf Drechsler:
Approximation-aware rewriting of AIGs for error tolerant applications. ICCAD 2016: 83
[c441]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/WilleLSD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/WilleLSD16
Robert Wille, Bing Li, Ulf Schlichtmann, Rolf Drechsler:
From biochips to quantum circuits: computer-aided design for emerging technologies. ICCAD 2016: 132
[c440]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/GoliSD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/GoliSD16
Mehran Goli, Jannis Stoppe, Rolf Drechsler:
AIBA: An Automated Intra-cycle Behavioral Analysis for SystemC-based design exploration. ICCD 2016: 360-363
[c439]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/GrosseLHD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/GrosseLHD16
Daniel Große, Hoang M. Le, Muhammad Hassan, Rolf Drechsler:
Guided lightweight Software test qualification for IP integration using Virtual Prototypes. ICCD 2016: 606-613
[c438]
- view
  authority control:
- export record
  dblp key:
  - conf/ised/BurmanDW0D16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/BurmanDW0D16
Shuchishman Burman, Kamalika Datta, Robert Wille, Indranil Sengupta, Rolf Drechsler:
An improved gate library for logic synthesis of optical circuits. ISED 2016: 1-6
[c437]
- view
  authority control:
- export record
  dblp key:
  - conf/ised/WilleKOTD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/WilleKOTD16
Robert Wille, Oliver Keszöcze, Lars Othmer, Michael Kirkedal Thomsen, Rolf Drechsler:
Generating and checking control logic in the HDL-based design of reversible circuits. ISED 2016: 7-12
[c436]
- view
  authority control:
- export record
  dblp key:
  - conf/ised/DrechslerEEHM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/DrechslerEEHM16
Rolf Drechsler, Stephan Eggersglüß, Nils Ellendt, Sebastian Huhn, Lutz Mädler:
Exploring superior structural materials using multi-objective optimization and formal techniques. ISED 2016: 13-17
[c435]
- view
  authority control:
- export record
  dblp key:
  - conf/ised/FilhoPWD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/FilhoPWD16
Jonas Gomes Filho, Nils Przigoda, Robert Wille, Rolf Drechsler:
Towards a model-based verification methodology for Complex Swarm Systems (Invited paper). ISED 2016: 18-23
[c434]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/Al-WardiWD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/Al-WardiWD16
Zaid Al-Wardi, Robert Wille, Rolf Drechsler:
Re-Writing HDL Descriptions for Line-Aware Synthesis of Reversible Circuits. ISMVL 2016: 31-36
[c433]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/PrzigodaDWD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/PrzigodaDWD16
Nils Przigoda, Gerhard W. Dueck, Robert Wille, Rolf Drechsler:
Fault Detection in Parity Preserving Reversible Circuits. ISMVL 2016: 44-49
[c432]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/AbdessaiedASD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/AbdessaiedASD16
Nabila Abdessaied, Matthew Amy, Mathias Soeken, Rolf Drechsler:
Technology Mapping of Reversible Circuits to Clifford+T Quantum Circuits. ISMVL 2016: 150-155
[c431]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/BiswalBCWDR16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/BiswalBCWDR16
Laxmidhar Biswal, Chandan Bandyopadhyay, Anupam Chattopadhyay, Robert Wille, Rolf Drechsler, Hafizur Rahaman:
Nearest-Neighbor and Fault-Tolerant Quantum Circuit Implementation. ISMVL 2016: 156-161
[c430]
- view
  authority control:
- export record
  dblp key:
  - conf/ldic/DrechslerAL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ldic/DrechslerAL16
Rolf Drechsler, Serge Autexier, Christoph Lüth:
Model-Based Specification and Refinement for Cyber-Physical Systems. LDIC 2016: 3-17
[c429]
- view
  authority control:
- export record
  dblp key:
  - conf/mbmv/Chandrasekharan16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/Chandrasekharan16
Arun Chandrasekharan, Daniel Große, Mathias Soeken, Rolf Drechsler:
Symbolic Error Metric Determination for Approximate Computing. MBMV 2016: 75-76
[c428]
- view
  authority control:
- export record
  dblp key:
  - conf/memocode/PrzigodaFNWD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memocode/PrzigodaFNWD16
Nils Przigoda, Jonas Gomes Filho, Philipp Niemann, Robert Wille, Rolf Drechsler:
Frame conditions in symbolic representations of UML/OCL models. MEMOCODE 2016: 65-70
[c427]
- view
  authority control:
- export record
  dblp key:
  - conf/memocode/PetersPWD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memocode/PetersPWD16
Judith Peters, Nils Przigoda, Robert Wille, Rolf Drechsler:
Clocks vs. instants relations: Verifying CCSL time constraints in UML/MARTE models. MEMOCODE 2016: 78-84
[c426]
- view
  - electronic edition @ ceur-ws.org (open access)
  - details & citations
- export record
  dblp key:
  - conf/models/PrzigodaHPWGD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/models/PrzigodaHPWGD16
Nils Przigoda, Frank Hilken, Judith Peters, Robert Wille, Martin Gogolla, Rolf Drechsler:
Integrating an SMT-Based ModelFinder into USE. MoDeVVa@MoDELS 2016: 40-45
[c425]
- view
  - electronic edition @ acm.org
  - details & citations
- export record
  dblp key:
  - conf/models/PrzigodaWD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/models/PrzigodaWD16
Nils Przigoda, Robert Wille, Rolf Drechsler:
Ground setting properties for an efficient translation of OCL in SMT-based model finding. MoDELS 2016: 261-271
[c424]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/WilleKOTD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/WilleKOTD16
Robert Wille, Oliver Keszöcze, Lars Othmer, Michael Kirkedal Thomsen, Rolf Drechsler:
Initial Ideas for Automatic Design and Verification of Control Logic in Reversible HDLs - Work in Progress Report. RC 2016: 160-166
[c423]
- view
  authority control:
- export record
  dblp key:
  - conf/samos/WilleCD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/samos/WilleCD16
Robert Wille, Anupam Chattopadhyay, Rolf Drechsler:
From reversible logic to quantum circuits: Logic design for an emerging technology. SAMOS 2016: 268-274
[c422]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/DrechslerS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/DrechslerS16
Rolf Drechsler, Jannis Stoppe:
Hardware/Software Co-Visualization on the Electronic System Level Using SystemC. VLSID 2016: 44-49
[c421]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BiswalBWDR16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BiswalBWDR16
Laxmidhar Biswal, Chandan Bandyopadhyay, Robert Wille, Rolf Drechsler, Hafizur Rahaman:
Improving the Realization of Multiple-Control Toffoli Gates Using the NCVW Quantum Gate Library. VLSID 2016: 573-574
[e13]
- view
- export record
  dblp key:
  - conf/fdl/2016
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/2016
Rolf Drechsler, Robert Wille:
2016 Forum on Specification and Design Languages, FDL 2016, Bremen, Germany, September 14-16, 2016. IEEE 2016, ISBN 979-10-92279-17-7 [contents]
2015
[b13]
- view
  authority control:
- export record
  dblp key:
  - books/daglib/0035594
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/daglib/0035594
Mathias Soeken, Rolf Drechsler:
Formal Specification Level - Concepts, Methods, and Algorithms. Springer 2015, ISBN 978-3-319-08698-9, pp. I-VIII, 1-138
[j91]
- view
  authority control:
- export record
  dblp key:
  - journals/chb/GrosseJD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/chb/GrosseJD15
Cornelia S. Große, Lisa Jungmann, Rolf Drechsler:
Benefits of illustrations and videos for technical documentations. Comput. Hum. Behav. 45: 109-120 (2015)
[j90]
- view
  authority control:
- export record
  dblp key:
  - journals/dt/WilleKDBK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/WilleKDBK15
Robert Wille, Oliver Keszöcze, Rolf Drechsler, Tobias Boehnisch, Alexander Kroker:
Scalable One-Pass Synthesis for Digital Microfluidic Biochips. IEEE Des. Test 32(6): 41-50 (2015)
[j89]
- view
  authority control:
- export record
  dblp key:
  - journals/nc/DrechslerSD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/nc/DrechslerSD15
Nicole Drechsler, André Sülflow, Rolf Drechsler:
Incorporating user preferences in many-objective optimization using relation ε-preferred. Nat. Comput. 14(3): 469-483 (2015)
[j88]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/sensors/StoppeD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sensors/StoppeD15
Jannis Stoppe, Rolf Drechsler:
Analyzing SystemC Designs: SystemC Analysis Approaches for Varying Applications. Sensors 15(5): 10399-10421 (2015)
[c420]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WilleKHD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WilleKHD15
Robert Wille, Oliver Keszöcze, Clemens Hopfmuller, Rolf Drechsler:
Reverse BDD-based synthesis for splitter-free optical circuits. ASP-DAC 2015: 172-177
[c419]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LyeWD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LyeWD15
Aaron Lye, Robert Wille, Rolf Drechsler:
Determining the minimal number of swap gates for multi-dimensional nearest neighbor quantum circuits. ASP-DAC 2015: 178-183
[c418]
- view
  authority control:
- export record
  dblp key:
  - conf/atva/HerdtLGD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/atva/HerdtLGD15
Vladimir Herdt, Hoang Minh Le, Daniel Große, Rolf Drechsler:
Lazy-CSeq-SP: Boosting Sequentialization-Based Verification of Multi-threaded C Programs via Symbolic Pruning of Redundant Schedules. ATVA 2015: 228-233
[c417]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HerdtLD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HerdtLD15
Vladimir Herdt, Hoang Minh Le, Rolf Drechsler:
Verifying SystemC using stateful symbolic simulation. DAC 2015: 49:1-49:6
[c416]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/PetersWPKD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/PetersWPKD15
Judith Peters, Robert Wille, Nils Przigoda, Ulrich Kühne, Rolf Drechsler:
A generic representation of CCSL time constraints for UML/MARTE models. DAC 2015: 122:1-122:6
[c415]
- view
- export record
  dblp key:
  - conf/date/StoppeWD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/StoppeWD15
Jannis Stoppe, Robert Wille, Rolf Drechsler:
Automated feature localization for dynamically generated SystemC designs. DATE 2015: 277-280
[c414]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/PrzigodaWD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/PrzigodaWD15
Nils Przigoda, Robert Wille, Rolf Drechsler:
Contradiction Analysis for Inconsistent Formal Models. DDECS 2015: 171-176
[c413]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/Allahyari-Abhari15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/Allahyari-Abhari15
Arman Allahyari-Abhari, Mathias Soeken, Rolf Drechsler:
Requirement Phrasing Assistance Using Automatic Quality Assessment. DDECS 2015: 183-188
[c412]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/PrzigodaWD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/PrzigodaWD15
Nils Przigoda, Robert Wille, Rolf Drechsler:
Leveraging the Analysis for Invariant Independence in Formal System Models. DSD 2015: 359-366
[c411]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/PrzigodaSSWD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/PrzigodaSSWD15
Nils Przigoda, Jannis Stoppe, Julia Seiter, Robert Wille, Rolf Drechsler:
Verification-Driven Design Across Abstraction Levels: A Case Study. DSD 2015: 375-382
[c410]
- view
  authority control:
- export record
  dblp key:
  - conf/fmcad/SoekenSDB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fmcad/SoekenSDB15
Mathias Soeken, Baruch Sterin, Rolf Drechsler, Robert K. Brayton:
Simulation Graphs for Reverse Engineering. FMCAD 2015: 152-159
[c409]
- view
  authority control:
- export record
  dblp key:
  - conf/gecco/ShirinzadehSD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gecco/ShirinzadehSD15
Saeideh Shirinzadeh, Mathias Soeken, Rolf Drechsler:
Multi-Objective BDD Optimization with Evolutionary Algorithms. GECCO 2015: 751-758
[c408]
- view
  authority control:
- export record
  dblp key:
  - conf/green/DrechslerW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/green/DrechslerW15
Rolf Drechsler, Robert Wille:
Reversible computation. IGSC 2015: 1-5
[c407]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/WilleD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/WilleD15
Robert Wille, Rolf Drechsler:
Formal Methods for Emerging Technologies. ICCAD 2015: 65-70
[c406]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/KeszoczeWCD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/KeszoczeWCD15
Oliver Keszöcze, Robert Wille, Krishnendu Chakrabarty, Rolf Drechsler:
A General and Exact Routing Methodology for Digital Microfluidic Biochips. ICCAD 2015: 874-881
[c405]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/DebWDD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/DebWDD15
Arighna Deb, Robert Wille, Rolf Drechsler, Debesh K. Das:
An Efficient Reduction of Common Control Lines for Reversible Circuit Optimization. ISMVL 2015: 14-19
[c404]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/Allahyari-Abhari15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/Allahyari-Abhari15
Arman Allahyari-Abhari, Robert Wille, Rolf Drechsler:
An Examination of the NCV-|u1 > Quantum Library Based on Minimal Circuits. ISMVL 2015: 42-47
[c403]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/Sayed-AhmedKGD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/Sayed-AhmedKGD15
Amr A. R. Sayed-Ahmed, Ulrich Kühne, Daniel Große, Rolf Drechsler:
Recurrence Relations Revisited: Scalable Verification of Bit Level Multiplier Circuits. ISVLSI 2015: 1-6
[c402]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/mbmv/PrzigodaWD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/PrzigodaWD15
Nils Przigoda, Robert Wille, Rolf Drechsler:
Verbesserung der Fehlersuche in inkonsistenten formalen Modellen (Erweiterte Zusammenfassung). MBMV 2015: 165-172
[c401]
- view
  - electronic edition @ ceur-ws.org (open access)
  - details & citations
- export record
  dblp key:
  - conf/models/PrzigodaPSWD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/models/PrzigodaPSWD15
Nils Przigoda, Judith Peters, Mathias Soeken, Robert Wille, Rolf Drechsler:
Towards an Automatic Approach for Restricting UML/OCL Invariability Clauses. MoDeVVa@MoDELS 2015: 44-47
[c400]
- view
  authority control:
- export record
  dblp key:
  - conf/models/PrzigodaHWPD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/models/PrzigodaHWPD15
Nils Przigoda, Christoph Hilken, Robert Wille, Jan Peleska, Rolf Drechsler:
Checking concurrent behavior in UML/OCL models. MoDELS 2015: 176-185
[c399]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/AbdessaiedSD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/AbdessaiedSD15
Nabila Abdessaied, Mathias Soeken, Rolf Drechsler:
Technology Mapping for Single Target Gate Based Circuits Using Boolean Functional Decomposition. RC 2015: 219-232
[c398]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/Al-WardiWD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/Al-WardiWD15
Zaid Al-Wardi, Robert Wille, Rolf Drechsler:
Towards Line-Aware Realizations of Expressions for HDL-Based Synthesis of Reversible Circuits. RC 2015: 233-247
[c397]
- view
  authority control:
- export record
  dblp key:
  - conf/recosoc/DrechslerFW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/recosoc/DrechslerFW15
Rolf Drechsler, Martin Fränzle, Robert Wille:
Envisioning self-verification of electronic systems. ReCoSoC 2015: 1-6
[c396]
- view
  authority control:
- export record
  dblp key:
  - conf/rsp/Chandrasekharan15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/Chandrasekharan15
Arun Chandrasekharan, Kenneth Schmitz, Ulrich Kühne, Rolf Drechsler:
Ensuring safety and reliability of IP-based system design - A container approach. RSP 2015: 76-82
[c395]
- view
  authority control:
- export record
  dblp key:
  - conf/syde/DiepenbeckD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/syde/DiepenbeckD15
Melanie Diepenbeck, Rolf Drechsler:
Behavior Driven Development for Tests and Verification. SyDe Summer School 2015: 275-277
[c394]
- view
  authority control:
- export record
  dblp key:
  - conf/syde/PetersD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/syde/PetersD15
Judith Peters, Rolf Drechsler:
Analyzing and Simulating Time Descriptions from UML/MARTE CCSL. SyDe Summer School 2015: 293-295
[c393]
- view
  authority control:
- export record
  dblp key:
  - conf/syde/SchonbornD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/syde/SchonbornD15
Eleonora Schönborn, Rolf Drechsler:
Design and Synthesis of Reversible Circuits using Hardware Description Languages. SyDe Summer School 2015: 296-298
[c392]
- view
  authority control:
- export record
  dblp key:
  - conf/syde/SeiterD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/syde/SeiterD15
Julia Seiter, Rolf Drechsler:
Development of Consistent Formal Models. SyDe Summer School 2015: 302-304
[c391]
- view
  authority control:
- export record
  dblp key:
  - conf/tap/SoekenSD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/tap/SoekenSD15
Mathias Soeken, Julia Seiter, Rolf Drechsler:
Coverage of OCL Operation Specifications and Invariants. TAP@STAF 2015: 191-207
[c390]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/AbdessaiedSDD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/AbdessaiedSDD15
Nabila Abdessaied, Mathias Soeken, Gerhard W. Dueck, Rolf Drechsler:
Reversible circuit rewriting with simulated annealing. VLSI-SoC 2015: 286-291
[c389]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SchonbornDWSRD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SchonbornDWSRD15
Eleonora Schönborn, Kamalika Datta, Robert Wille, Indranil Sengupta, Hafizur Rahaman, Rolf Drechsler:
BDD-Based Synthesis for All-Optical Mach-Zehnder Interferometer Circuits. VLSID 2015: 435-440
[e12]
- view
  authority control:
- export record
  dblp key:
  - conf/syde/2015
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/syde/2015
Rolf Drechsler, Ulrich Kühne:
Formal Modeling and Verification of Cyber-Physical Systems, 1st International Summer School on Methods and Tools for the Design of Digital Systems, Bremen, Germany, September 2015. Springer 2015, ISBN 978-3-658-09993-0 [contents]
2014
[j87]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/WilleSMD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/WilleSMD14
Robert Wille, Mathias Soeken, D. Michael Miller, Rolf Drechsler:
Trading off circuit lines and gate costs in the synthesis of reversible logic. Integr. 47(2): 284-294 (2014)
[j86]
- view
  authority control:
- export record
  dblp key:
  - journals/ipl/AbdessaiedSTD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipl/AbdessaiedSTD14
Nabila Abdessaied, Mathias Soeken, Michael Kirkedal Thomsen, Rolf Drechsler:
Upper bounds for reversible circuits based on Young subgroups. Inf. Process. Lett. 114(6): 282-286 (2014)
[j85]
- view
  authority control:
- export record
  dblp key:
  - journals/it/Drechsler14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/it/Drechsler14
Rolf Drechsler:
Testing integrated circuits. it Inf. Technol. 56(4): 148-149 (2014)
[j84]
- view
  authority control:
- export record
  dblp key:
  - journals/it/EggersglussD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/it/EggersglussD14
Stephan Eggersglüß, Rolf Drechsler:
An effective fault ordering heuristic for SAT-based dynamic test compaction techniques. it Inf. Technol. 56(4): 157-164 (2014)
[j83]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/WilleDT14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/WilleDT14
Robert Wille, Rolf Drechsler, Mehdi Baradaran Tahoori:
Introduction to the Special Issue on Reversible Computation. ACM J. Emerg. Technol. Comput. Syst. 11(2): 8:1-8:2 (2014)
[j82]
- view
  authority control:
- export record
  dblp key:
  - journals/qip/WilleLD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/qip/WilleLD14
Robert Wille, Aaron Lye, Rolf Drechsler:
Considering nearest neighbor constraints of quantum circuits at the reversible circuit level. Quantum Inf. Process. 13(2): 185-199 (2014)
[j81]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/WilleLD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/WilleLD14
Robert Wille, Aaron Lye, Rolf Drechsler:
Exact Reordering of Circuit Lines for Nearest Neighbor Quantum Architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(12): 1818-1831 (2014)
[j80]
- view
  authority control:
- export record
  dblp key:
  - journals/tcos/DattaSRD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcos/DattaSRD14
Kamalika Datta, Indranil Sengupta, Hafizur Rahaman, Rolf Drechsler:
An Approach to Reversible Logic Synthesis Using Input and Output Permutations. Trans. Comput. Sci. 24: 92-110 (2014)
[j79]
- view
  authority control:
- export record
  dblp key:
  - journals/tcos/BandyopadhyayRD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcos/BandyopadhyayRD14
Chandan Bandyopadhyay, Hafizur Rahaman, Rolf Drechsler:
Improved Cube List Based Cube Pairing Approach for Synthesis of ESOP Based Reversible Logic. Trans. Comput. Sci. 24: 129-146 (2014)
[c388]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/NiemannWD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/NiemannWD14
Philipp Niemann, Robert Wille, Rolf Drechsler:
Efficient synthesis of quantum circuits implementing clifford group operations. ASP-DAC 2014: 483-488
[c387]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WilleLD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WilleLD14
Robert Wille, Aaron Lye, Rolf Drechsler:
Optimal SWAP gate insertion for nearest neighbor quantum circuits. ASP-DAC 2014: 489-494
[c386]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/birthday/HerbstrittD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/birthday/HerbstrittD14
Marc Herbstritt, Rolf Drechsler:
Der h2-lndex: Zur vermessenen Vermessung der wissenschaftlichen Welt. Aspekte der Technischen Informatik 2014: 35-50
[c385]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/OetjensBBBBCCDEGKKLM0MPPRRRSSTV14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/OetjensBBBBCCDEGKKLM0MPPRRRSSTV14
Jan-Hendrik Oetjens, Nico Bannow, Markus Becker, Oliver Bringmann, Andreas Burger, Moomen Chaari, Samarjit Chakraborty, Rolf Drechsler, Wolfgang Ecker, Kim Grüttner, Thomas Kruse, Christoph Kuznik, Hoang Minh Le, Andreas Mauderer, Wolfgang Müller, Daniel Müller-Gritschneder, Frank Poppen, Hendrik Post, Sebastian Reiter, Wolfgang Rosenstiel, S. Roth, Ulf Schlichtmann, Andreas von Schwerin, Bogdan-Andrei Tabacaru, Alexander Viehl:
Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges. DAC 2014: 113:1-113:6
[c384]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/KeszoczeWHD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/KeszoczeWHD14
Oliver Keszöcze, Robert Wille, Tsung-Yi Ho, Rolf Drechsler:
Exact One-pass Synthesis of Digital Microfluidic Biochips. DAC 2014: 142:1-142:6
[c383]
- view
  authority control:
- export record
  dblp key:
  - conf/date/DrechslerCFHMSG14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/DrechslerCFHMSG14
Rolf Drechsler, Christophe Chevallaz, Franco Fummi, Alan J. Hu, Ronny Morad, Frank Schirrmeister, Alex Goryachev:
Panel: Future SoC verification methodology: UVM evolution or revolution? DATE 2014: 1-5
[c382]
- view
  authority control:
- export record
  dblp key:
  - conf/date/LeD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LeD14
Hoang Minh Le, Rolf Drechsler:
Towards verifying determinism of SystemC designs. DATE 2014: 1-4
[c381]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/SchonbornDWSRD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/SchonbornDWSRD14
Eleonora Schönborn, Kamalika Datta, Robert Wille, Indranil Sengupta, Hafizur Rahaman, Rolf Drechsler:
Optimizing DD-based synthesis of reversible circuits using negative control lines. DDECS 2014: 129-134
[c380]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/YangWD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/YangWD14
Shuo Yang, Robert Wille, Rolf Drechsler:
Improving Coverage of Simulation-Based Verification by Dedicated Stimuli Generation. DSD 2014: 599-606
[c379]
- view
  authority control:
- export record
  dblp key:
  - conf/dtis/BeckerDES14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dtis/BeckerDES14
Bernd Becker, Rolf Drechsler, Stephan Eggersglüß, Matthias Sauer:
Recent advances in SAT-based ATPG: Non-standard fault models, multi constraints and optimization. DTIS 2014: 1-10
[c378]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/EggersglussSKD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/EggersglussSKD14
Stephan Eggersglüß, Kenneth Schmitz, Rene Krenz-Baath, Rolf Drechsler:
Optimization-based multiple target test generation for highly compacted test sets. ETS 2014: 1-6
[c377]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HilkenSWKD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HilkenSWKD14
Christoph Hilken, Julia Seiter, Robert Wille, Ulrich Kühne, Rolf Drechsler:
Verifying consistency between activity diagrams and their corresponding OCL contracts. FDL 2014: 1-7
[c376]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/RienerSWFD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/RienerSWFD14
Heinz Riener, Mathias Soeken, Clemens Werther, Görschwin Fey, Rolf Drechsler:
MetaSMT: a unified interface to SMT-LIB2. FDL 2014: 1-6
[c375]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/SeiterWKD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/SeiterWKD14
Julia Seiter, Robert Wille, Ulrich Kühne, Rolf Drechsler:
Automatic refinement checking for formal system models. FDL 2014: 1-8
[c374]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/SoekenHAHD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/SoekenHAHD14
Mathias Soeken, Christopher B. Harris, Nabila Abdessaied, Ian G. Harris, Rolf Drechsler:
Automating the translation of assertions using natural language processing techniques. FDL 2014: 1-8
[c373]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/KeszoczeWD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/KeszoczeWD14
Oliver Keszöcze, Robert Wille, Rolf Drechsler:
Exact routing for digital microfluidic biochips with temporary blockages. ICCAD 2014: 405-410
[c372]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/DrechslerSW14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/DrechslerSW14
Rolf Drechsler, Mathias Soeken, Robert Wille:
Automated and quality-driven requirements engineering. ICCAD 2014: 586-590
[c371]
- view
  authority control:
- export record
  dblp key:
  - conf/iceccs/PetersWD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iceccs/PetersWD14
Judith Peters, Robert Wille, Rolf Drechsler:
Generating SystemC Implementations for Clock Constraints Specified in UML/MARTE CCSL. ICECCS 2014: 116-125
[c370]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - conf/ifip5-7/WiesnerGSTD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ifip5-7/WiesnerGSTD14
Stefan A. Wiesner, Christian Gorldt, Mathias Soeken, Klaus-Dieter Thoben, Rolf Drechsler:
Requirements Engineering for Cyber-Physical Systems - Challenges in the Context of "Industrie 4.0". APMS (1) 2014: 281-288
[c369]
- view
  authority control:
- export record
  dblp key:
  - conf/ised/DrechslerK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/DrechslerK14
Rolf Drechsler, Ulrich Kühne:
Safe IP Integration Using Container Modules. ISED 2014: 1-4
[c368]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/BandyopadhyayRD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/BandyopadhyayRD14
Chandan Bandyopadhyay, Hafizur Rahaman, Rolf Drechsler:
A Cube Pairing Approach for Synthesis of ESOP-Based Reversible Circuit. ISMVL 2014: 109-114
[c367]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/mbmv/WindhorstLGD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/WindhorstLGD14
Aljoscha Windhorst, Hoang Minh Le, Daniel Große, Rolf Drechsler:
Funktionale Abdeckungsanalyse von C-Programmen. MBMV 2014: 201-204
[c366]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/mbmv/SoekenND14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/SoekenND14
Mathias Soeken, Max Nitze, Rolf Drechsler:
Formale Methoden für Alle. MBMV 2014: 213-216
[c365]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/mbmv/RienerKDF14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/RienerKDF14
Heinz Riener, Oliver Keszöcze, Rolf Drechsler, Görschwin Fey:
A Logic for Cardinality Constraints (Extended Abstract). MBMV 2014: 217-220
[c364]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/WilleSSDD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/WilleSSDD14
Robert Wille, Jannis Stoppe, Eleonora Schönborn, Kamalika Datta, Rolf Drechsler:
RevVis: Visualization of Structures and Properties in Reversible Circuits. RC 2014: 111-124
[c363]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/AbdessaiedSD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/AbdessaiedSD14
Nabila Abdessaied, Mathias Soeken, Rolf Drechsler:
Quantum Circuit Optimization by Hadamard Gate Reduction. RC 2014: 149-162
[c362]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/MillerSD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/MillerSD14
D. Michael Miller, Mathias Soeken, Rolf Drechsler:
Mapping NCV Circuits to Optimized Clifford+T Circuits. RC 2014: 163-175
[c361]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/NiemannWD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/NiemannWD14
Philipp Niemann, Robert Wille, Rolf Drechsler:
Equivalence Checking in Multi-level Quantum Systems. RC 2014: 201-215
[c360]
- view
  authority control:
- export record
  dblp key:
  - conf/sbcci/YangWD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/YangWD14
Shuo Yang, Robert Wille, Rolf Drechsler:
Determining Cases of Scenarios to Improve Coverage in Simulation-based Verification. SBCCI 2014: 11:1-11:7
[c359]
- view
  authority control:
- export record
  dblp key:
  - conf/sbcci/StoppeWD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/StoppeWD14
Jannis Stoppe, Robert Wille, Rolf Drechsler:
Validating SystemC Implementations Against Their Formal Specifications. SBCCI 2014: 13:1-13:8
[c358]
- view
  authority control:
- export record
  dblp key:
  - conf/sbcci/DrechslerLS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/DrechslerLS14
Rolf Drechsler, Hoang Minh Le, Mathias Soeken:
Self-Verification as the Key Technology for Next Generation Electronic Systems. SBCCI 2014: 15:1-15:4
[c357]
- view
  authority control:
- export record
  dblp key:
  - conf/semeval/BornebuschCDDDF14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/semeval/BornebuschCDDDF14
Fritjof Bornebusch, Glaucia Cancino, Melanie Diepenbeck, Rolf Drechsler, Smith Djomkam, Alvine Nzeungang Fanseu, Maryam Jalali, Marc Michael, Jamal Mohsen, Max Nitze, Christina Plump, Mathias Soeken, Hubert Fred Tchambo, Toni, Henning Ziegler:
iTac: Aspect Based Sentiment Analysis using Sentiment Trees and Dictionaries. SemEval@COLING 2014: 351-355
[c356]
- view
  authority control:
- export record
  dblp key:
  - conf/tap/DiepenbeckKSD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/tap/DiepenbeckKSD14
Melanie Diepenbeck, Ulrich Kühne, Mathias Soeken, Rolf Drechsler:
Behaviour Driven Development for Tests and Verification. TAP@STAF 2014: 61-77
[e11]
- view
  - table of contents in dblp
  - details & citations
- export record
  dblp key:
  - conf/birthday/2014becker
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/birthday/2014becker
Rolf Drechsler:
Aspekte der Technischen Informatik - Festschrift zum 60. Geburtstag von Bernd Becker. MV-Wissenschaft 2014, ISBN 978-3-9564523-5-2 [contents]
[i9]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/SoekenAD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/SoekenAD14
Mathias Soeken, Nabila Abdessaied, Rolf Drechsler:
A framework for reversible circuit complexity. CoRR abs/1407.5878 (2014)
[i8]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/SoekenWKMD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/SoekenWKMD14
Mathias Soeken, Robert Wille, Oliver Keszöcze, D. Michael Miller, Rolf Drechsler:
Embedding of Large Boolean Functions for Reversible Logic. CoRR abs/1408.3586 (2014)
[i7]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/SoekenTDD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/SoekenTDD14
Mathias Soeken, Laura Tague, Gerhard W. Dueck, Rolf Drechsler:
Ancilla-free synthesis of large reversible functions using binary decision diagrams. CoRR abs/1408.3955 (2014)
2013
[j78]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/eceasst/GrosseFD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/eceasst/GrosseFD13
Daniel Große, Görschwin Fey, Rolf Drechsler:
Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis. Electron. Commun. Eur. Assoc. Softw. Sci. Technol. 62 (2013)
[j77]
- view
  authority control:
- export record
  dblp key:
  - journals/irob/KirchnerD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/irob/KirchnerD13
Elsa Andrea Kirchner, Rolf Drechsler:
A formal model for embedded brain reading. Ind. Robot 40(6): 530-540 (2013)
[j76]
- view
  - electronic edition @ oldcitypublishing.com
  - details & citations
- export record
  dblp key:
  - journals/mvl/WilleSPD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mvl/WilleSPD13
Robert Wille, Mathias Soeken, Nils Przigoda, Rolf Drechsler:
Effect of Negative Control Lines on the Exact Synthesis of Reversible Circuits. J. Multiple Valued Log. Soft Comput. 21(5-6): 627-640 (2013)
[c355]
- view
  authority control:
- export record
  dblp key:
  - conf/africon/WillePD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/africon/WillePD13
Robert Wille, Nils Przigoda, Rolf Drechsler:
A compact and efficient SAT encoding for quantum circuits. AFRICON 2013: 1-6
[c354]
- view
  authority control:
- export record
  dblp key:
  - conf/africon/WilleSD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/africon/WilleSD13
Robert Wille, Simon Stelter, Rolf Drechsler:
Exploiting reversibility in the complete simulation of reversible circuits. AFRICON 2013: 1-6
[c353]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WilleSOD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WilleSOD13
Robert Wille, Mathias Soeken, Christian Otterstedt, Rolf Drechsler:
Improving the mapping of reversible circuits to quantum circuits using multiple target lines. ASP-DAC 2013: 145-150
[c352]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LeGHD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LeGHD13
Hoang Minh Le, Daniel Große, Vladimir Herdt, Rolf Drechsler:
Verifying SystemC using an intermediate verification language and symbolic simulation. DAC 2013: 116:1-116:6
[c351]
- view
  authority control:
- export record
  dblp key:
  - conf/date/LeGD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LeGD13
Hoang Minh Le, Daniel Große, Rolf Drechsler:
Scalable fault localization for SystemC TLM designs. DATE 2013: 35-38
[c350]
- view
  authority control:
- export record
  dblp key:
  - conf/date/SeiterWSD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/SeiterWSD13
Julia Seiter, Robert Wille, Mathias Soeken, Rolf Drechsler:
Determining relevant model elements for the verification of UML/OCL specifications. DATE 2013: 1189-1192
[c349]
- view
  authority control:
- export record
  dblp key:
  - conf/date/WilleGSKD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/WilleGSKD13
Robert Wille, Martin Gogolla, Mathias Soeken, Mirco Kuhlmann, Rolf Drechsler:
Towards a generic verification methodology for system models. DATE 2013: 1193-1196
[c348]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/DrechslerS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/DrechslerS13
Rolf Drechsler, Mathias Soeken:
Hardware-Software Co-Visualization: Developing systems in the holodeck. DDECS 2013: 1-4
[c347]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/YangWGD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/YangWGD13
Shuo Yang, Robert Wille, Daniel Große, Rolf Drechsler:
Minimal Stimuli Generation in Simulation-Based Verification. DSD 2013: 439-444
[c346]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/StoppeWD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/StoppeWD13
Jannis Stoppe, Robert Wille, Rolf Drechsler:
Cone of Influence Analysis at the Electronic System Level Using Machine Learning. DSD 2013: 582-587
[c345]
- view
  - electronic edition @ gi.de (open access)
  - details & citations
- export record
  dblp key:
  - conf/gi/DrechslerW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gi/DrechslerW13
Rolf Drechsler, Mathias Soeken, Robert Wille:
Text statt C++: Automatisierung des Systementwurfs mit Hilfe natürlicher Sprachverarbeitung. GI-Jahrestagung 2013: 151
[c344]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/EggersglussWD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/EggersglussWD13
Stephan Eggersglüß, Robert Wille, Rolf Drechsler:
Improved SAT-based ATPG: more constraints, better compaction. ICCAD 2013: 85-90
[c343]
- view
  authority control:
- export record
  dblp key:
  - conf/icse/DiepenbeckSGD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icse/DiepenbeckSGD13
Melanie Diepenbeck, Mathias Soeken, Daniel Große, Rolf Drechsler:
Towards automatic scenario generation from coverage information. AST 2013: 82-88
[c342]
- view
  authority control:
- export record
  dblp key:
  - conf/idt/DattaSRD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/idt/DattaSRD13
Kamalika Datta, Indranil Sengupta, Hafizur Rahaman, Rolf Drechsler:
An evolutionary approach to reversible logic synthesis using output permutation. IDT 2013: 1-6
[c341]
- view
  authority control:
- export record
  dblp key:
  - conf/idt/SoekenD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/idt/SoekenD13
Mathias Soeken, Rolf Drechsler:
Grammar-based program generation based on model finding. IDT 2013: 1-5
[c340]
- view
  authority control:
- export record
  dblp key:
  - conf/ijcci/DrechslerSD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ijcci/DrechslerSD13
Nicole Drechsler, André Sülflow, Rolf Drechsler:
Incorporating User Preferences in Many-Objective Optimization using Relation Epsilon-Preferred. IJCCI 2013: 67-74
[c339]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/WilleZD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/WilleZD13
Robert Wille, Hongyan Zhang, Rolf Drechsler:
Fault Ordering for Automatic Test Pattern Generation of Reversible Circuits. ISMVL 2013: 29-34
[c338]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/TagueSMD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/TagueSMD13
Laura Tague, Mathias Soeken, Shin-ichi Minato, Rolf Drechsler:
Debugging of Reversible Circuits Using pDDs. ISMVL 2013: 316-321
[c337]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/AbdessaiedSWD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/AbdessaiedSWD13
Nabila Abdessaied, Mathias Soeken, Robert Wille, Rolf Drechsler:
Exact Template Matching Using Boolean Satisfiability. ISMVL 2013: 328-333
[c336]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/StoppeWD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/StoppeWD13
Jannis Stoppe, Robert Wille, Rolf Drechsler:
Data extraction from SystemC designs using debug symbols and the SystemC API. ISVLSI 2013: 26-31
[c335]
- view
  authority control:
- export record
  dblp key:
  - conf/latw/DrechslerDEW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/latw/DrechslerDEW13
Rolf Drechsler, Melanie Diepenbeck, Stephan Eggersglüß, Robert Wille:
PASSAT 2.0: A multi-functional SAT-based testing framework. LATW 2013: 1
[c334]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/mbmv/SoekenWKD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/SoekenWKD13
Mathias Soeken, Robert Wille, Eugen Kuksa, Rolf Drechsler:
Generierung von OCL-Ausdrücken aus natürlichsprachlichen Beschreibungen. MBMV 2013: 99-103
[c333]
- view
  authority control:
- export record
  dblp key:
  - conf/mwscas/WilleD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/WilleD13
Robert Wille, Rolf Drechsler:
The SyReC hardware description language: Enabling scalable synthesis of reversible circuits. MWSCAS 2013: 1063-1066
[c332]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/NiemannWD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/NiemannWD13
Philipp Niemann, Robert Wille, Rolf Drechsler:
On the "Q" in QMDDs: Efficient Representation of Quantum Functionality in the QMDD Data-Structure. RC 2013: 125-140
[c331]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/DebDRBWD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/DebDRBWD13
Arighna Deb, Debesh K. Das, Hafizur Rahaman, Bhargab B. Bhattacharya, Robert Wille, Rolf Drechsler:
Reversible Circuit Synthesis of Symmetric Functions Using a Simple Regular Structure. RC 2013: 182-195
[c330]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/DattaRWSRD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/DattaRWSRD13
Kamalika Datta, Gaurav Rathi, Robert Wille, Indranil Sengupta, Hafizur Rahaman, Rolf Drechsler:
Exploiting Negative Control Lines in the Optimization of Reversible Circuits. RC 2013: 209-220
[c329]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/AbdessaiedWSD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/AbdessaiedWSD13
Nabila Abdessaied, Robert Wille, Mathias Soeken, Rolf Drechsler:
Reducing the Depth of Quantum Circuits Using Additional Circuit Lines. RC 2013: 221-233
[i6]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/SoekenMD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/SoekenMD13
Mathias Soeken, D. Michael Miller, Rolf Drechsler:
On quantum circuits employing roots of the Pauli matrices. CoRR abs/1308.2493 (2013)
2012
[b12]
- view
  authority control:
- export record
  dblp key:
  - books/daglib/0029051
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/daglib/0029051
Stephan Eggersglüß, Rolf Drechsler:
High Quality Test Pattern Generation and Boolean Satisfiability. Springer 2012, ISBN 978-1-4419-9975-7, pp. I-XVIII, 1-193
[j75]
- view
  authority control:
- export record
  dblp key:
  - journals/dt/EggersglussD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/EggersglussD12
Stephan Eggersglüß, Rolf Drechsler:
A Highly Fault-Efficient SAT-Based ATPG Flow. IEEE Des. Test Comput. 29(4): 63-70 (2012)
[j74]
- view
  - electronic edition @ oldcitypublishing.com
  - details & citations
- export record
  dblp key:
  - journals/mvl/DrechslerUW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mvl/DrechslerUW12
Rolf Drechsler, Irek Ulidowski, Robert Wille:
Foreword: Special Issue on Reversible Computation. J. Multiple Valued Log. Soft Comput. 18(1): 1-3 (2012)
[j73]
- view
  - electronic edition @ oldcitypublishing.com
  - details & citations
- export record
  dblp key:
  - journals/mvl/SoekenFWD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mvl/SoekenFWD12
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler:
RevKit: A Toolkit for Reversible Circuit Design. J. Multiple Valued Log. Soft Comput. 18(1): 55-65 (2012)
[j72]
- view
  - electronic edition @ oldcitypublishing.com
  - details & citations
- export record
  dblp key:
  - journals/mvl/MillerWD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mvl/MillerWD12
D. Michael Miller, Robert Wille, Rolf Drechsler:
Reducing Reversible Circuit Cost by Adding Lines. J. Multiple Valued Log. Soft Comput. 19(1-3): 185-201 (2012)
[j71]
- view
  - electronic edition @ oldcitypublishing.com
  - details & citations
- export record
  dblp key:
  - journals/mvl/WilleGMD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mvl/WilleGMD12
Robert Wille, Daniel Große, D. Michael Miller, Rolf Drechsler:
Equivalence Checking of Reversible Circuits. J. Multiple Valued Log. Soft Comput. 19(4): 361-378 (2012)
[j70]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LeGD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LeGD12
Hoang Minh Le, Daniel Große, Rolf Drechsler:
Automatic TLM Fault Localization for SystemC. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(8): 1249-1262 (2012)
[c328]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/SoekenWHPD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/SoekenWHPD12
Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, Rolf Drechsler:
Synthesis of reversible circuits with minimal lines for large functions. ASP-DAC 2012: 85-92
[c327]
- view
  authority control:
- export record
  dblp key:
  - conf/codes/OliveiraKLGH0DEE12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/codes/OliveiraKLGH0DEE12
Marcio Ferreira da Silva Oliveira, Christoph Kuznik, Hoang Minh Le, Daniel Große, Finn Haedicke, Wolfgang Müller, Rolf Drechsler, Wolfgang Ecker, Volkan Esen:
The system verification methodology for advanced TLM verification. CODES+ISSS 2012: 313-322
[c326]
- view
  authority control:
- export record
  dblp key:
  - conf/date/HaedickeGD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HaedickeGD12
Finn Haedicke, Daniel Große, Rolf Drechsler:
A guiding coverage metric for formal verification. DATE 2012: 617-622
[c325]
- view
  authority control:
- export record
  dblp key:
  - conf/date/WilleDOO12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/WilleDOO12
Robert Wille, Rolf Drechsler, Christof Osewold, Alberto García Ortiz:
Automatic design of low-power encoders using reversible circuit synthesis. DATE 2012: 1036-1041
[c324]
- view
  authority control:
- export record
  dblp key:
  - conf/date/WilleSD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/WilleSD12
Robert Wille, Mathias Soeken, Rolf Drechsler:
Debugging of inconsistent UML/OCL models. DATE 2012: 1078-1083
[c323]
- view
  authority control:
- export record
  dblp key:
  - conf/date/SoekenWD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/SoekenWD12
Mathias Soeken, Robert Wille, Rolf Drechsler:
Eliminating invariants in UML/OCL models. DATE 2012: 1142-1145
[c322]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/EggersglussKGHD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/EggersglussKGHD12
Stephan Eggersglüß, Rene Krenz-Baath, Andreas Glowatz, Friedrich Hapke, Rolf Drechsler:
A new SAT-based ATPG for generating highly compacted test sets. DDECS 2012: 230-235
[c321]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/YangWGD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/YangWGD12
Shuo Yang, Robert Wille, Daniel Große, Rolf Drechsler:
Coverage-Driven Stimuli Generation. DSD 2012: 525-528
[c320]
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/DrechslerSW12a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/DrechslerSW12a
Rolf Drechsler, Mathias Soeken, Robert Wille:
Formal Specification Level. FDL (Selected Papers) 2012: 37-52
[c319]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/fdl/DrechslerSW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/DrechslerSW12
Rolf Drechsler, Mathias Soeken, Robert Wille:
Formal Specification Level: Towards verification-driven design based on natural language processing. FDL 2012: 53-58
[c318]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/fdl/MichaelGD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/MichaelGD12
Marc Michael, Daniel Große, Rolf Drechsler:
Localizing features of ESL models for design understanding. FDL 2012: 120-125
[c317]
- view
  - electronic edition @ ieee.org
  - details & citations
- export record
  dblp key:
  - conf/fmcad/FrehseFAYD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fmcad/FrehseFAYD12
Stefan Frehse, Görschwin Fey, Eli Arbel, Karen Yorav, Rolf Drechsler:
Complete and effective robustness checking by means of interpolation. FMCAD 2012: 82-90
[c316]
- view
  authority control:
- export record
  dblp key:
  - conf/gg/DrechslerDGKLSSW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gg/DrechslerDGKLSSW12
Rolf Drechsler, Melanie Diepenbeck, Daniel Große, Ulrich Kühne, Hoang Minh Le, Julia Seiter, Mathias Soeken, Robert Wille:
Completeness-Driven Development. ICGT 2012: 38-50
[c315]
- view
  authority control:
- export record
  dblp key:
  - conf/hldvt/DiepenbeckSGD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hldvt/DiepenbeckSGD12
Melanie Diepenbeck, Mathias Soeken, Daniel Große, Rolf Drechsler:
Behavior Driven Development for circuit design and verification. HLDVT 2012: 9-16
[c314]
- view
  authority control:
- export record
  dblp key:
  - conf/hldvt/DrechslerHW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hldvt/DrechslerHW12
Rolf Drechsler, Ian G. Harris, Robert Wille:
Generating formal system models from natural language descriptions. HLDVT 2012: 164-165
[c313]
- view
  authority control:
- export record
  dblp key:
  - conf/hvc/BloemDFFHKRRS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hvc/BloemDFFHKRRS12
Roderick Bloem, Rolf Drechsler, Görschwin Fey, Alexander Finder, Georg Hofferek, Robert Könighofer, Jaan Raik, Urmas Repinski, André Sülflow:
FoREnSiC- An Automatic Debugging Environment for C Programs. Haifa Verification Conference 2012: 260-265
[c312]
- view
  authority control:
- export record
  dblp key:
  - conf/ised/DrechslerW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/DrechslerW12
Rolf Drechsler, Robert Wille:
Synthesis of Reversible Circuits Using Decision Diagrams. ISED 2012: 1-5
[c311]
- view
  authority control:
- export record
  dblp key:
  - conf/ised/LeGD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/LeGD12
Hoang M. Le, Daniel Große, Rolf Drechsler:
From Requirements and Scenarios to ESL Design in SystemC. ISED 2012: 183-187
[c310]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/WilleSPD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/WilleSPD12
Robert Wille, Mathias Soeken, Nils Przigoda, Rolf Drechsler:
Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines. ISMVL 2012: 69-74
[c309]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/SoekenSWMD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/SoekenSWMD12
Mathias Soeken, Zahra Sasanian, Robert Wille, D. Michael Miller, Rolf Drechsler:
Optimizing the Mapping of Reversible Circuits to Four-Valued Quantum Gate Circuits. ISMVL 2012: 173-178
[c308]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/SoekenWOD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/SoekenWOD12
Mathias Soeken, Robert Wille, Christian Otterstedt, Rolf Drechsler:
A Synthesis Flow for Sequential Reversible Circuits. ISMVL 2012: 299-304
[c307]
- view
  authority control:
- export record
  dblp key:
  - conf/issoc/HaedickeLGD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/issoc/HaedickeLGD12
Finn Haedicke, Hoang Minh Le, Daniel Große, Rolf Drechsler:
CRAVE: An advanced constrained random verification environment for SystemC. ISSoC 2012: 1-7
[c306]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/WilleSSD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/WilleSSD12
Robert Wille, Mathias Soeken, Eleonora Schönborn, Rolf Drechsler:
Circuit Line Minimization in the HDL-Based Synthesis of Reversible Logic. ISVLSI 2012: 213-218
[c305]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/mbmv/HaedickeLGD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/HaedickeLGD12
Finn Haedicke, Hoang Minh Le, Daniel Große, Rolf Drechsler:
CRAVE: An Advanced Constrained RAndom Verification Environment for SystemC. MBMV 2012: 37-48
[c304]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/SeiterSWD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/SeiterSWD12
Julia Seiter, Mathias Soeken, Robert Wille, Rolf Drechsler:
Property Checking of Quantum Circuits Using Quantum Multiple-Valued Decision Diagrams. RC 2012: 183-196
[c303]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/SoekenWMD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/SoekenWMD12
Mathias Soeken, Robert Wille, Shin-ichi Minato, Rolf Drechsler:
Using πDDs in the Design of Reversible Circuits. RC 2012: 197-203
[c302]
- view
  authority control:
- export record
  dblp key:
  - conf/tools/SoekenWD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/tools/SoekenWD12
Mathias Soeken, Robert Wille, Rolf Drechsler:
Assisted Behavior Driven Development Using Natural Language Processing. TOOLS (50) 2012: 269-287
[c301]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/DrechslerW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/DrechslerW12
Rolf Drechsler, Robert Wille:
Reversible Circuits: Recent Accomplishments and Future Challenges for an Emerging Technology - (Invited Paper). VDAT 2012: 383-392
[e10]
- view
  authority control:
- export record
  dblp key:
  - conf/evoW/2012a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/evoW/2012a
Cecilia Di Chio, Alexandros Agapitos, Stefano Cagnoni, Carlos Cotta, Francisco Fernández de Vega, Gianni A. Di Caro, Rolf Drechsler, Anikó Ekárt, Anna Isabel Esparcia-Alcázar, Muddassar Farooq, William B. Langdon, Juan Julián Merelo Guervós, Mike Preuss, Hendrik Richter, Sara Silva, Anabela Simões, Giovanni Squillero, Ernesto Tarantino, Andrea Tettamanzi, Julian Togelius, Neil Urquhart, Sima Uyar, Georgios N. Yannakakis:
Applications of Evolutionary Computation - EvoApplications 2012: EvoCOMNET, EvoCOMPLEX, EvoFIN, EvoGAMES, EvoHOT, EvoIASP, EvoNUM, EvoPAR, EvoRISK, EvoSTIM, and EvoSTOC, Málaga, Spain, April 11-13, 2012, Proceedings. Lecture Notes in Computer Science 7248, Springer 2012, ISBN 978-3-642-29177-7 [contents]
2011
[j69]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/WilleGFDD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/WilleGFDD11
Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler:
Debugging reversible circuits. Integr. 44(1): 51-61 (2011)
[j68]
- view
  authority control:
- export record
  dblp key:
  - journals/qip/SaeediWD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/qip/SaeediWD11
Mehdi Saeedi, Robert Wille, Rolf Drechsler:
Synthesis of quantum circuits for linear nearest neighbor architectures. Quantum Inf. Process. 10(3): 355-377 (2011)
[j67]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/FeySFD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/FeySFD11
Görschwin Fey, André Sülflow, Stefan Frehse, Rolf Drechsler:
Effective Robustness Analysis Using Bounded Model Checking Techniques. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(8): 1239-1252 (2011)
[j66]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/EggersglussD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/EggersglussD11
Stephan Eggersglüß, Rolf Drechsler:
Efficient Data Structures and Methodologies for SAT-Based ATPG Providing High Fault Coverage in Industrial Application.