Rolf Drechsler

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Moayad Fahim Ali

> Home > Persons > Rolf Drechsler

Publications

2005
[c163]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/AliSVAD05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/AliSVAD05
Moayad Fahim Ali, Sean Safarpour, Andreas G. Veneris, Magdy S. Abadir, Rolf Drechsler:
Post-verification debugging of hierarchical designs. ICCAD 2005: 871-876
[c158]
- view
  authority control:
- export record
  dblp key:
  - conf/mtv/AliSVAD05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mtv/AliSVAD05
Moayad Fahim Ali, Sean Safarpour, Andreas G. Veneris, Magdy S. Abadir, Rolf Drechsler:
Post-Verification Debugging of Hierarchical Designs. MTV 2005: 42-47
2004
[c148]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/AliVSSDA04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/AliVSSDA04
Moayad Fahim Ali, Andreas G. Veneris, Alexander Smith, Sean Safarpour, Rolf Drechsler, Magdy S. Abadir:
Debugging sequential circuits using Boolean satisfiability. ICCAD 2004: 204-209
[c140]
- view
  authority control:
- export record
  dblp key:
  - conf/mtv/AliVSASDS04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mtv/AliVSASDS04
Moayad Fahim Ali, Andreas G. Veneris, Sean Safarpour, Magdy S. Abadir, Rolf Drechsler, Alexander Smith:
Debugging Sequential Circuits Using Boolean Satisfiability. MTV 2004: 44-49

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.