Robert K. Brayton

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Andreas G. Veneris

> Home > Persons > Robert K. Brayton

Publications

2011
[j55]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/YangSVB11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/YangSVB11
Yu-Shen Yang, Subarna Sinha, Andreas G. Veneris, Robert K. Brayton:
Automating Logic Transformations With Approximate SPFDs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(5): 651-664 (2011)
2009
[c215]
- view
  authority control:
- export record
  dblp key:
  - conf/date/YangSVBS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/YangSVBS09
Yu-Shen Yang, Subarna Sinha, Andreas G. Veneris, Robert K. Brayton, Duncan Exon Smith:
Sequential logic rectifications with approximate SPFDs. DATE 2009: 1698-1703
2007
[c205]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/YangSVB07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/YangSVB07
Yu-Shen Yang, Subarnarekha Sinha, Andreas G. Veneris, Robert K. Brayton:
Automating Logic Rectification by Approximate SPFDs. ASP-DAC 2007: 402-407

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.