default search action

combined dblp search
author search
venue search
publication search

ask others

J. Provine

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2013
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/0002LCFPCWHWM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/0002LCFPCWHWM13
Daesung Lee, W. Scott Lee, Chen Chen, Farzan Fallah, J. Provine, Soogine Chong, John Watkins, Roger T. Howe, H.-S. Philip Wong, Subhasish Mitra:
Combinational Logic Design Using Six-Terminal NEM Relays. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(5): 653-666 (2013)
2012
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChenLPCPLHWM12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChenLPCPLHWM12
Chen Chen, W. Scott Lee, J. Provine, Soogine Chong, Roozbeh Parsa, Daesung Lee, Roger T. Howe, H.-S. Philip Wong, Subhasish Mitra:
Nano-Electro-Mechanical (NEM) relays and their application to FPGA routing. ASP-DAC 2012: 639
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/date/ChenLPCPWHWM12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ChenLPCPWHWM12
Chen Chen, W. Scott Lee, Roozbeh Parsa, Soogine Chong, J. Provine, Jeff Watt, Roger T. Howe, H.-S. Philip Wong, Subhasish Mitra:
Nano-Electro-Mechanical relays for FPGA routing: Experimental demonstration and a design technique. DATE 2012: 1361-1366
2010
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/ChenPPCAPLWHWM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ChenPPCAPLWHWM10
Chen Chen, Roozbeh Parsa, Nishant Patil, Soogine Chong, Kerem Akarvardar, J. Provine, David Lewis, Jeff Watt, Roger T. Howe, H.-S. Philip Wong, Subhasish Mitra:
Efficient FPGAs using nanoelectromechanical relays. FPGA 2010: 273-282

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.