default search action

combined dblp search
author search
venue search
publication search

ask others

Shailendra Dhuri

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2000 – 2009

see FAQ

What is the meaning of the colors in the publication lists?

2006
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/RajagopalSASVDCFSW06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/RajagopalSASVDCFSW06
K. A. Rajagopal, R. Sivakumar, N. V. Arvind, C. Sreeram, Vish Visvanathan, Shailendra Dhuri, Roopesh Chander, Patrick Fortner, Subra Sripada, Qiuyang Wu:
A Comprehensive Solution for True Hierarchical Timing and Crosstalk Delay Signoff. VLSI Design 2006: 277-282

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.