default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMarco Bertuletti
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2025
[j4]Yichao Zhang
, Marco Bertuletti, Chi Zhang, Samuel Riedel, Diyou Shen, Bowen Wang, Alessandro Vanelli-Coralli, Luca Benini:
TeraPool: A Physical Design Aware, 1024 RISC-V Cores Shared-L1-Memory Scaled-Up Cluster Design With High Bandwidth Main Memory Link. IEEE Trans. Computers 74(11): 3667-3681 (2025)- [j3]Mattia Sinigaglia, Amirhossein Kiamarzi, Marco Bertuletti, Luigi Ghionda, Mattia Orlandi, Riccardo Tedeschi, Aurora Di Giampietro, Yvan Tortorella, Luca Bertaccini, Simone Benatti, Giuseppe Tagliavini, Luca Benini, Francesco Conti, Davide Rossi:
Maestro: A 302 GFLOPS/W and 19.8GFLOPS RISC-V Vector-Tensor Architecture for Wearable Ultrasound Edge Computing. IEEE Trans. Circuits Syst. I Regul. Pap. 72(11): 6665-6678 (2025) - [j2]Sudipta Das, Samuel Riedel, Mohamed Naeim, Moritz Brunion, Marco Bertuletti, Luca Benini, Julien Ryckaert, James Myers, Dwaipayan Biswas, Dragomir Milojevic:
Bandwidth-Latency-Thermal Co-Optimization of Interconnect-Dominated Many-Core 3D-IC. IEEE Trans. Very Large Scale Integr. Syst. 33(2): 346-357 (2025) - [j1]Marco Bertuletti, Yichao Zhang, Alessandro Vanelli-Coralli, Luca Benini:
A 66-Gb/s/5.5-W RISC-V Many-Core Cluster for 5G+ Software-Defined Radio Uplinks. IEEE Trans. Very Large Scale Integr. Syst. 33(8): 2225-2238 (2025) - [c9]Bowen Wang, Marco Bertuletti, Yichao Zhang, Victor J. B. Jung, Luca Benini:
A Dynamic Allocation Scheme for Adaptive Shared-Memory Mapping on Kilo-Core RV Clusters for Attention-Based Model Deployment. ASAP 2025: 9-16 - [c8]Danilo Cammarata, Matteo Perotti, Marco Bertuletti, Angelo Garofalo, Pasquale Davide Schiavone, David Atienza, Luca Benini:
Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications. CF (Companion) 2025: 66-69 - [c7]Marco Bertuletti, Yichao Zhang, Mahdi Abdollahpour, Samuel Riedel, Alessandro Vanelli-Coralli, Luca Benini:
Fast End-to-End Simulation and Exploration of Many-RISCV-Core Baseband Transceivers for Software-Defined Radio-Access Networks. DAC 2025: 1-7 - [c6]Diyou Shen, Yichao Zhang, Marco Bertuletti, Luca Benini:
TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters Beyond 1000 FPUs. DATE 2025: 1-7 - [c5]Samuel Riedel, Yichao Zhang, Marco Bertuletti, Luca Benini:
Optimizing Scalable Multi-Cluster Architectures for Next-Generation Wireless Sensing and Communication. IWASI 2025: 1-6 - [i12]Diyou Shen, Yichao Zhang, Marco Bertuletti, Luca Benini:
TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters Beyond 1000 FPUs. CoRR abs/2501.14370 (2025) - [i11]Mattia Sinigaglia, Amirhossein Kiamarzi, Marco Bertuletti, Luigi Ghionda, Mattia Orlandi, Riccardo Tedeschi, Aurora Di Giampietro, Yvan Tortorella, Luca Bertaccini, Simone Benatti, Giuseppe Tagliavini, Luca Benini, Francesco Conti, Davide Rossi:
Maestro: A 302 GFLOPS/W and 19.8GFLOPS RISC-V Vector-Tensor Architecture for Wearable Ultrasound Edge Computing. CoRR abs/2503.04581 (2025) - [i10]Sergio Mazzola, Yichao Zhang, Marco Bertuletti, Diyou Shen, Luca Benini:
MemPool Flavors: Between Versatility and Specialization in a RISC-V Manycore Cluster. CoRR abs/2504.03675 (2025) - [i9]Danilo Cammarata, Matteo Perotti, Marco Bertuletti, Angelo Garofalo, Pasquale Davide Schiavone, David Atienza, Luca Benini:
Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications. CoRR abs/2504.07565 (2025) - [i8]Samuel Riedel, Yichao Zhang, Marco Bertuletti, Luca Benini:
Optimizing Scalable Multi-Cluster Architectures for Next-Generation Wireless Sensing and Communication. CoRR abs/2507.05012 (2025) - [i7]Bowen Wang, Marco Bertuletti, Yichao Zhang, Victor J. B. Jung, Luca Benini:
A Dynamic Allocation Scheme for Adaptive Shared-Memory Mapping on Kilo-core RV Clusters for Attention-Based Model Deployment. CoRR abs/2508.01180 (2025) - [i6]Yichao Zhang, Zexin Fu, Tim Fischer, Yinrong Li, Marco Bertuletti, Luca Benini:
TeraNoC: A Multi-Channel 32-bit Fine-Grained, Hybrid Mesh-Crossbar NoC for Efficient Scale-up of 1000+ Core Shared-L1-Memory Clusters. CoRR abs/2508.02446 (2025) - [i5]Yichao Zhang, Marco Bertuletti, Sergio Mazzola, Samuel Riedel, Luca Benini:
A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN. CoRR abs/2509.08608 (2025) - 2024
- [c4]Yichao Zhang, Marco Bertuletti, Samuel Riedel, Matheus A. Cavalcante, Alessandro Vanelli-Coralli, Luca Benini:
TeraPool-SDR: An 1.89TOPS 1024 RV-Cores 4MiB Shared-L1 Cluster for Next-Generation Open-Source Software-Defined Radios. ACM Great Lakes Symposium on VLSI 2024: 86-91 - [c3]Sudipta Das, Samuel Riedel, Marco Bertuletti, Luca Benini, Moritz Brunion, Julien Ryckaert, James Myers, Dwaipayan Biswas, Dragomir Milojevic:
3D Partitioning with Pipeline Optimization for Low-Latency Memory Access in Many-Core SoCs. ISCAS 2024: 1-5 - [i4]Yichao Zhang, Marco Bertuletti, Samuel Riedel, Matheus A. Cavalcante, Alessandro Vanelli-Coralli, Luca Benini:
TeraPool-SDR: An 1.89TOPS 1024 RV-Cores 4MiB Shared-L1 Cluster for Next-Generation Open-Source Software-Defined Radios. CoRR abs/2405.04988 (2024) - [i3]Yichao Zhang, Marco Bertuletti, Chi Zhang, Samuel Riedel, Alessandro Vanelli-Coralli, Luca Benini:
A 1024 RV-Cores Shared-L1 Cluster with High Bandwidth Memory Link for Low-Latency 6G-SDR. CoRR abs/2408.08882 (2024) - 2023
- [c2]Marco Bertuletti, Yichao Zhang, Alessandro Vanelli-Coralli, Luca Benini:
Efficient Parallelization of 5G-PUSCH on a Scalable RISC-V Many-Core Processor. DATE 2023: 1-6 - [c1]Marco Bertuletti, Samuel Riedel, Yichao Zhang, Alessandro Vanelli-Coralli, Luca Benini:
Fast Shared-Memory Barrier Synchronization for a 1024-Cores RISC-V Many-Core Cluster. SAMOS 2023: 241-254 - [i2]Marco Bertuletti, Samuel Riedel, Yichao Zhang, Alessandro Vanelli-Coralli, Luca Benini:
Fast Shared-Memory Barrier Synchronization for a 1024-Cores RISC-V Many-Core Cluster. CoRR abs/2307.10248 (2023) - 2022
- [i1]Marco Bertuletti, Yichao Zhang, Alessandro Vanelli-Coralli, Luca Benini:
Efficient Parallelization of 5G-PUSCH on a Scalable RISC-V Many-core Processor. CoRR abs/2210.09196 (2022)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-12-09 01:40 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
