default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSasindu Wijeratne
Person information
- affiliation: University of Southern California, CA, USA
- affiliation (former): University of Moratuwa, Sri Lanka
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
Conference and Workshop Papers
- 2024
[c16]Sasindu Wijeratne, Rajgopal Kannan, Viktor K. Prasanna:
Accelerating Sparse MTTKRP for Small Tensor Decomposition on GPU $\mathcal{X}_{(d)}$. IEEECONF 2024: 1900-1905- [c15]Sasindu Wijeratne
, Rajgopal Kannan, Viktor K. Prasanna:
Sparse MTTKRP Acceleration for Tensor Decomposition on GPU. CF 2024 - [c14]Sasindu Wijeratne, Sugeet Sunder, Md. Abdullah-Al Kaiser, Akhilesh Jaiswal, Clynn Mathew, Ajey P. Jacob, Viktor K. Prasanna:
Predictive Performance of Photonic SRAM-Based in-Memory Computing for Tensor Decomposition. HPEC 2024: 1-5 - 2023
- [c13]Sasindu Wijeratne, Ta-Yang Wang, Rajgopal Kannan, Viktor K. Prasanna:
Accelerating Sparse MTTKRP for Tensor Decomposition on FPGA. FPGA 2023: 259-269 - [c12]Paul Chen, Pavan Manjunath, Sasindu Wijeratne, Bingyi Zhang, Viktor K. Prasanna:
Exploiting On-Chip Heterogeneity of Versal Architecture for GNN Inference Acceleration. FPL 2023: 219-227 - [c11]Sasindu Wijeratne, Rajgopal Kannan, Viktor K. Prasanna:
Dynasor: A Dynamic Memory Layout for Accelerating Sparse MTTKRP for Tensor Decomposition on Multi-core CPU. SBAC-PAD 2023: 23-33 - 2022
- [c10]Sasindu Wijeratne, Ta-Yang Wang, Rajgopal Kannan, Viktor K. Prasanna:
Towards Programmable Memory Controller for Tensor Decomposition. DATA 2022: 468-475 - [c9]Sasindu Wijeratne, Akhilesh R. Jaiswal, Ajey P. Jacob, Bingyi Zhang, Viktor K. Prasanna:
Performance Modeling Sparse MTTKRP Using Optical Static Random Access Memory on FPGA. HPEC 2022: 1-7 - [c8]Bingyi Zhang, Akhilesh R. Jaiswal, Clynn Mathew, Ravi Teja Lakkireddy, Ajey P. Jacob, Sasindu Wijeratne, Viktor K. Prasanna:
Modeling the Energy Efficiency of GEMM using Optical Random Access Memory. HPEC 2022: 1-7 - [c7]Tian Ye, Sanmukh R. Kuppannagari, César A. F. De Rose, Sasindu Wijeratne, Rajgopal Kannan, Viktor K. Prasanna:
Estimating the Impact of Communication Schemes for Distributed Graph Processing. ISPDC 2022: 49-56 - 2021
- [c6]Sasindu Wijeratne, Sanket Pattnaik, Zhiyu Chen, Rajgopal Kannan, Viktor K. Prasanna:
Programmable FPGA-based Memory Controller. HOTI 2021: 43-51 - [c5]Sasindu Wijeratne, Rajgopal Kannan, Viktor K. Prasanna:
Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA. HPEC 2021: 1-7 - 2020
- [c4]Ruizhi Zhang, Sasindu Wijeratne, Yang Yang, Sanmukh R. Kuppannagari, Viktor K. Prasanna:
A High Throughput Parallel Hash Table on FPGA using XOR-based Memory. HPEC 2020: 1-7 - 2019
- [c3]Sasindu Wijeratne, Ashen Ekanayake, Sandaruwan Jayaweera, Danuka Ravishan, Ajith Pasqual:
Scalable High Performance SDN Switch Architecture on FPGA for Core Networks. FPGA 2019: 117 - 2018
- [c2]Sasindu Wijeratne, Sandaruwan Jayaweera, Mahesh Dananjaya, Ajith Pasqual:
Reconfigurable Co-Processor Architecture with Limited Numerical Precision to Accelerate Deep Convolutiosnal Neural Networks. ASAP 2018: 1-7 - 2017
- [c1]Rishan Senanayake, Namitha Liyanage, Sasindu Wijeratne, Sachille Atapattu, Kasun Athukorala, P. M. K. Tharaka, Geethan Karunaratne, R. M. A. U. Senarath, Ishantha Perera, Ashen Ekanayake, Ajith Pasqual:
High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC screen content coding extension. ASAP 2017: 164-169
Informal and Other Publications
- 2025
- [i14]Sasindu Wijeratne, Rajgopal Kannan, Viktor K. Prasanna:
Accelerating Sparse MTTKRP for Small Tensor Decomposition on GPU. CoRR abs/2503.18198 (2025) - [i13]Sasindu Wijeratne, Sugeet Sunder, Md. Abdullah-Al Kaiser, Akhilesh Jaiswal, Clynn Mathew, Ajey P. Jacob, Viktor K. Prasanna:
Predictive Performance of Photonic SRAM-based In-Memory Computing for Tensor Decomposition. CoRR abs/2503.18206 (2025) - 2024
- [i12]Sasindu Wijeratne, Bingyi Zhang, Rajgopal Kannan, Viktor K. Prasanna, Carl E. Busart:
PAHD: Perception-Action based Human Decision Making using Explainable Graph Neural Networks on SAR Images. CoRR abs/2401.02687 (2024) - [i11]Sasindu Wijeratne, Rajgopal Kannan, Viktor K. Prasanna:
Sparse MTTKRP Acceleration for Tensor Decomposition on GPU. CoRR abs/2405.08470 (2024) - 2023
- [i10]Bingyi Zhang, Sasindu Wijeratne, Rajgopal Kannan, Viktor K. Prasanna, Carl E. Busart:
Graph Neural Network for Accurate and Low-complexity SAR ATR. CoRR abs/2305.07119 (2023) - [i9]Paul Chen, Pavan Manjunath, Sasindu Wijeratne, Bingyi Zhang, Viktor K. Prasanna:
Exploiting On-chip Heterogeneity of Versal Architecture for GNN Inference Acceleration. CoRR abs/2308.02749 (2023) - [i8]Sasindu Wijeratne, Rajgopal Kannan, Viktor K. Prasanna:
Dynasor: A Dynamic Memory Layout for Accelerating Sparse MTTKRP for Tensor Decomposition on Multi-core CPU. CoRR abs/2309.09131 (2023) - 2022
- [i7]Sasindu Wijeratne, Ta-Yang Wang, Rajgopal Kannan, Viktor K. Prasanna:
Towards Programmable Memory Controller for Tensor Decomposition. CoRR abs/2207.08298 (2022) - [i6]Sasindu Wijeratne, Akhilesh R. Jaiswal, Ajey P. Jacob, Bingyi Zhang, Viktor K. Prasanna:
Performance Modeling Sparse MTTKRP Using Optical Static Random Access Memory on FPGA. CoRR abs/2208.10593 (2022) - 2021
- [i5]Ruizhi Zhang, Sasindu Wijeratne, Yang Yang, Sanmukh R. Kuppannagari, Viktor K. Prasanna:
A High Throughput Parallel Hash Table on FPGA using XOR-based Memory. CoRR abs/2108.03390 (2021) - [i4]Sasindu Wijeratne, Sanket Pattnaik, Zhiyu Chen, Rajgopal Kannan, Viktor K. Prasanna:
Programmable FPGA-based Memory Controller. CoRR abs/2108.09601 (2021) - [i3]Sasindu Wijeratne, Sandaruwan Jayaweera, Mahesh Dananjaya, Ajith Pasqual:
Reconfigurable co-processor architecture with limited numerical precision to accelerate deep convolutional neural networks. CoRR abs/2109.03040 (2021) - [i2]Sasindu Wijeratne, Rajgopal Kannan, Viktor K. Prasanna:
Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA. CoRR abs/2109.08874 (2021) - 2019
- [i1]Sasindu Wijeratne, Ashen Ekanayake, Sandaruwan Jayaweera, Danuka Ravishan, Ajith Pasqual:
Scalable High Performance SDN Switch Architecture on FPGA for Core Networks. CoRR abs/1910.13683 (2019)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-06-16 23:52 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
