default search action

combined dblp search
author search
venue search
publication search

ask others

Sameer Pawanekar

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Journal Articles

see FAQ

What is the meaning of the colors in the publication lists?

2018
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/jcsc/PawanekarKT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/PawanekarKT18
Sameer Pawanekar, Kalpesh Kapoor, Gaurav Trivedi:
Kapees3: A High-Quality VLSI Placement Tool Using Nesterov's Method for Density Penalty. J. Circuits Syst. Comput. 27(8): 1850122:1-1850122:29 (2018)

Conference and Workshop Papers

see FAQ

What is the meaning of the colors in the publication lists?

2021
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/icacds/PawanekarU21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icacds/PawanekarU21
Sameer Pawanekar, Geetanjali Udgirkar:
Performance of Reinforcement Learning Simulation: x86 v/s ARM. ICACDS (1) 2021: 420-430
2017
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/PawanekarT17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PawanekarT17
Sameer Pawanekar, Gaurav Trivedi:
Fast FPGA Placement Using Analytical Optimization. VDAT 2017: 681-693
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/PawanekarT17a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PawanekarT17a
Sameer Pawanekar, Gaurav Trivedi:
Analytical Partitioning: Improvement over FM. VDAT 2017: 718-730
2015
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/PawanekarT15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PawanekarT15
Sameer Pawanekar, Gaurav Trivedi:
TSV aware standard cell placement for 3D ICs. VDAT 2015: 1-6
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/PawanekarT15a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PawanekarT15a
Sameer Pawanekar, Gaurav Trivedi:
Net weighing based timing driven standard cell placer. VDAT 2015: 1-6
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/PawanekarTK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/PawanekarTK15
Sameer Pawanekar, Gaurav Trivedi, Kalpesh Kapoor:
A Nonlinear Analytical Optimization Method for Standard Cell Placement of VLSI Circuits. VLSID 2015: 423-428
2013
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/PawanekarKT13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PawanekarKT13
Sameer Pawanekar, Kalpesh Kapoor, Gaurav Trivedi:
Kapees: A New Tool for Standard Cell Placement. VDAT 2013: 66-73

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.