Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Peter A. Walker

> Home > Persons

Person information

affiliation: Brown University, Providence, RI, USA

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

1990 – 1999

see FAQ

What is the meaning of the colors in the publication lists?

1997
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/WalkerG97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/WalkerG97
Peter A. Walker, Sumit Ghosh:
On the nature and inadequacies of transport timing delay constructs in VHDL descriptions. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(8): 894-915 (1997)
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/date/WalkerG97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/WalkerG97
Peter A. Walker, Sumit Ghosh:
VHDL extensions for complex transmission line simulation. ED&TC 1997: 368-372
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/date/WalkerG97a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/WalkerG97a
Peter A. Walker, Sumit Ghosh:
Exploiting temporal independence in distributed preemptive circuit simulation. ED&TC 1997: 378-382
1996
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/WalkerG96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/WalkerG96
Peter A. Walker, Sumit Ghosh:
On the Nature and Inadequacies of Transport Timing Delay Constructs in VHDL Descriptions. ICCD 1996: 128-130
1995
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/WalkerG95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WalkerG95
Peter A. Walker, Sumit Ghosh:
Asynchronous, Distributed Event Driven Simulation Algorithm for Execution of VHDL on Parallel Processors. DAC 1995: 144-150

Coauthor Index

see FAQ

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.