Takao Watanabe

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Kazushige Ayukawa

> Home > Persons > Takao Watanabe

Publications

2001
[c32]
- view
  authority control:
- export record
  dblp key:
  - conf/islped/MiuraAW01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/MiuraAW01
Seiji Miura, Kazushige Ayukawa, Takao Watanabe:
A dynamic-SDRAM-mode-control scheme for low-power systems with a 32-bit RISC CPU. ISLPED 2001: 358-363
1998
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/AyukawaWN98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/AyukawaWN98
Kazushige Ayukawa, Takao Watanabe, Susumu Narita:
An access-sequence control scheme to enhance random-access performance of embedded DRAM's. IEEE J. Solid State Circuits 33(5): 800-806 (1998)
1997
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/WatanabeFYTASTS97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WatanabeFYTASTS97
Takao Watanabe, Ryo Fujita, Kazumasa Yanagisawa, Hitoshi Tanaka, Kazushige Ayukawa, Mitsuru Soga, Yuji Tanaka, Yoshimitsu Sugie, Yoshinobu Nakagome:
A modular architecture for a 6.4-Gbyte/s, 8-Mb DRAM-integrated media chip. IEEE J. Solid State Circuits 32(5): 635-641 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.