Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDYale N. Patt
Person information
- affiliation: University of Texas at Austin, USA
- award (2016): Benjamin Franklin Medal
- award (2013): Harry H. Goode Memorial Award
- award (1999): W. Wallace McDowell Award
- award (1996): Eckert-Mauchly Award
- award (1995): IEEE Emanuel R. Piore Award
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
Books and Theses
- 2004
[b1]Yale N. Patt, Sanjay J. Patel:
Introduction to computing systems - from bits and gates to C and beyond (2. ed.). McGraw-Hill 2004, ISBN 978-0-07-246750-5, pp. I-XXIV, 1-632
Journal Articles
- 2024
- [j53]Yale N. Patt:
The CORRECT First Course in Computing for Serious Students. Computer 57(4): 108-112 (2024) - 2016
- [j52]Milad Hashemi, Debbie Marr, Doug Carmean, Yale N. Patt:
Efficient Execution of Bursty Applications. IEEE Comput. Archit. Lett. 15(2): 85-88 (2016) - [j51]Onur Mutlu, Rich Belgard, Thomas R. Gross, Norman P. Jouppi, John L. Hennessy, Steven A. Przybylski, Chris Rowen, Yale N. Patt, Wen-mei W. Hwu, Stephen W. Melvin, Michael Shebanow, Tse-Yu Yeh, Andy Wolfe:
Common Bonds: MIPS, HPS, Two-Level Branch Prediction, and Compressed Code RISC Processor. IEEE Micro 36(4): 70-85 (2016) - 2012
- [j50]Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, Yale N. Patt:
Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multicore Memory Systems. ACM Trans. Comput. Syst. 30(2): 7:1-7:35 (2012) - 2011
- [j49]Yale N. Patt, Onur Mutlu:
Top Picks [Guest editors' introduction]. IEEE Micro 31(1): 6-10 (2011) - [j48]M. Aater Suleman, Onur Mutlu, José A. Joao, Khubaib, Yale N. Patt:
Data Marshaling for Multicore Systems. IEEE Micro 31(1): 56-64 (2011) - [j47]Chang Joo Lee, Onur Mutlu, Veynu Narasiman, Yale N. Patt:
Prefetch-Aware Memory Controllers. IEEE Trans. Computers 60(10): 1406-1430 (2011) - 2010
- [j46]M. Aater Suleman, Onur Mutlu, Moinuddin K. Qureshi, Yale N. Patt:
Accelerating Critical Section Execution with Asymmetric Multicore Architectures. IEEE Micro 30(1): 60-70 (2010) - 2009
- [j45]Hyesoon Kim, José A. Joao, Onur Mutlu, Chang Joo Lee, Yale N. Patt, Robert Cohn:
Virtual Program Counter (VPC) Prediction: Very Low Cost Indirect Branch Prediction Using Conditional Branch Prediction Hardware. IEEE Trans. Computers 58(9): 1153-1170 (2009) - 2008
- [j44]José A. Joao, Onur Mutlu, Hyesoon Kim, Yale N. Patt:
Dynamic Predication of Indirect Jumps. IEEE Comput. Archit. Lett. 7(1): 1-4 (2008) - [j43]Moinuddin K. Qureshi, Aamer Jaleel, Yale N. Patt, Simon C. Steely Jr., Joel S. Emer:
Set-Dueling-Controlled Adaptive Insertion for High-Performance Caching. IEEE Micro 28(1): 91-98 (2008) - 2007
- [j42]José A. Joao, Onur Mutlu, Hyesoon Kim, Yale N. Patt:
Dynamic Predication of Indirect Jumps. IEEE Comput. Archit. Lett. 6(2): 25-28 (2007) - [j41]Hyesoon Kim, José A. Joao, Onur Mutlu, Yale N. Patt:
Diverge-Merge Processor: Generalized and Energy-Efficient Dynamic Predication. IEEE Micro 27(1): 94-104 (2007) - [j40]Joel S. Emer, Mark D. Hill, Yale N. Patt, Joshua J. Yi, Derek Chiou, Resit Sendag:
Single-Threaded vs. Multithreaded: Where Should We Focus? IEEE Micro 27(6): 14-24 (2007) - 2006
- [j39]Jean-Luc Gaudiot, Yale N. Patt, Kevin Skadron:
Foreword. IEEE Comput. Archit. Lett. 5(2) (2006) - [j38]Onur Mutlu, Hyesoon Kim, Yale N. Patt:
Efficient Runahead Execution: Power-Efficient Memory Latency Tolerance. IEEE Micro 26(1): 10-20 (2006) - [j37]Hyesoon Kim, Onur Mutlu, Yale N. Patt, Jared Stark:
Wish Branches: Enabling Adaptive and Aggressive Predicated Execution. IEEE Micro 26(1): 48-58 (2006) - [j36]Onur Mutlu, Hyesoon Kim, Yale N. Patt:
Address-Value Delta (AVD) Prediction: A Hardware Technique for Efficiently Parallelizing Dependent Cache Misses. IEEE Trans. Computers 55(12): 1491-1508 (2006) - 2005
- [j35]Onur Mutlu, Hyesoon Kim, Jared Stark, Yale N. Patt:
On Reusing the Results of Pre-Executed Instructions in a Runahead Execution Processor. IEEE Comput. Archit. Lett. 4(1): 2 (2005) - [j34]Onur Mutlu, Hyesoon Kim, David N. Armstrong, Yale N. Patt:
Using the First-Level Caches as Filters to Reduce the Pollution Caused by Speculative Memory References. Int. J. Parallel Program. 33(5): 529-559 (2005) - [j33]Onur Mutlu, Hyesoon Kim, David N. Armstrong, Yale N. Patt:
An Analysis of the Performance Impact of Wrong-Path Memory References on Out-of-Order and Runahead Execution Processors. IEEE Trans. Computers 54(12): 1556-1571 (2005) - 2003
- [j32]Onur Mutlu, Jared Stark, Chris Wilkerson, Yale N. Patt:
Runahead Execution: An Effective Alternative to Large Instruction Windows. IEEE Micro 23(6): 20-25 (2003) - 2001
- [j31]Yale N. Patt:
Requirements, bottlenecks, and good fortune: agents for microprocessor evolution. Proc. IEEE 89(11): 1553-1559 (2001) - 2000
- [j30]Gregory R. Ganger, Marshall K. McKusick, Craig A. N. Soules, Yale N. Patt:
Soft updates: a solution to the metadata update problem in file systems. ACM Trans. Comput. Syst. 18(2): 127-153 (2000) - 1999
- [j29]Sanjay J. Patel, Daniel H. Friendly, Yale N. Patt:
Evaluation of Design Options for the Trace Cache Fetch Mechanism. IEEE Trans. Computers 48(2): 193-204 (1999) - 1998
- [j28]Eric Hao, Po-Yung Chang, Marius Evers, Yale N. Patt:
Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures. Int. J. Parallel Program. 26(4): 449-478 (1998) - [j27]Gregory R. Ganger, Yale N. Patt:
Using System-Level Models to Evaluate I/O Subsystem Designs. IEEE Trans. Computers 47(6): 667-678 (1998) - 1997
- [j26]Yale N. Patt, Sanjay J. Patel, Marius Evers, Daniel H. Friendly, Jared Stark:
One Billion Transistors, One Uniprocessor, One Chip. Computer 30(9): 51-57 (1997) - [j25]Yale N. Patt:
Identifiying Obstacles in the Path to More. Computer 30(12): 32 (1997) - [j24]Po-Yung Chang, Marius Evers, Yale N. Patt:
Improving branch prediction accuracy by reducing pattern history table interference. Int. J. Parallel Program. 25(5): 339-362 (1997) - [j23]Stéphan Jourdan, Jared Stark, Tse-Hao Hsing, Yale N. Patt:
Recovery requirements of branch prediction storage structures in the presence of mispredicted-path execution. Int. J. Parallel Program. 25(5): 363-383 (1997) - 1996
- [j22]Yale N. Patt:
Microarchitecture, Compilers and Algorithms. ACM Comput. Surv. 28(4es): 33 (1996) - [j21]Yale N. Patt:
First Courses and Fundamentals. ACM Comput. Surv. 28(4es): 99 (1996) - [j20]Po-Yung Chang, Eric Hao, Tse-Yu Yeh, Yale N. Patt:
Branch Classification: New Mechanism for Improving Branch Predictor Performance. Int. J. Parallel Program. 24(2): 133-158 (1996) - [j19]Po-Yung Chang, Eric Hao, Yale N. Patt, Pohua P. Chang:
Using Predicated Execution to Improve the Performance of a Dynamically Scheduled Machine with Speculative Execution. Int. J. Parallel Program. 24(3): 209-234 (1996) - 1995
- [j18]Stephen W. Melvin, Yale N. Patt:
Enhancing instruction scheduling with a block-structured ISA. Int. J. Parallel Program. 23(3): 221-243 (1995) - [j17]Yale N. Patt:
Scanning the Issue - Special Issue on Microprocessors. Proc. IEEE 83(12): 1599 (1995) - 1994
- [j16]Yale N. Patt:
The I/O Subsystem - A Candidate for Improvement: Guest Editor's Introduction. Computer 27(3): 15-16 (1994) - [j15]Gregory R. Ganger, Bruce L. Worthington, Robert Y. Hou, Yale N. Patt:
Disk Arrays: High-Performance, High-Reliability Storage Subsystems. Computer 27(3): 30-36 (1994) - 1992
- [j14]Howard Jay Siegel, Seth Abraham, William L. Bain, Kenneth E. Batcher, Thomas L. Casavant, Doug DeGroot, Jack B. Dennis, David C. Douglas, Tse-Yun Feng, James R. Goodman, Alan Huang, Harry F. Jordan, J. Robert Jamp, Yale N. Patt, Alan Jay Smith, James E. Smith, Lawrence Snyder, Harold S. Stone, Russ Tuck, Benjamin W. Wah:
Report of the Purdue Workshop on Grand Challenges in Computer Architecture for the Support of High Performance Computing. J. Parallel Distributed Comput. 16(3): 199-211 (1992) - [j13]Yale N. Patt:
Highest performance computing machines. Microprocess. Microprogramming 35(1-5): 1 (1992) - 1991
- [j12]Yale N. Patt:
Experimental Research in Computer Architecture - Guest Editor's Introduction to the Special Issue. Computer 24(1): 14-16 (1991) - 1989
- [j11]Yale N. Patt:
Real Machines: Design Choices / Engineering Trade-Offs - Guest Editor's Introduction. Computer 22(1): 8-10 (1989) - [j10]Yale N. Patt:
Alternative implementations of Prolog: the microarchitecture perspective. IEEE Trans. Syst. Man Cybern. 19(4): 693-698 (1989) - 1987
- [j9]Alvin M. Despain, Yale N. Patt, Vason P. Srini, Philip Bitar, William R. Bush, C. Chien, Wayne Citrin, Barry Fagin, Wenwei Hwu, Stephen W. Melvin, Rick McGeer, Ashok Singhal, Michael Shebanow, Peter Van Roy:
Aquarius. SIGARCH Comput. Archit. News 15(1): 22-34 (1987) - [j8]Wen-mei W. Hwu, Yale N. Patt:
Checkpoint Repair for High-Performance Out-of-Order Execution Machines. IEEE Trans. Computers 36(12): 1496-1514 (1987) - 1985
- [j7]David B. Aspinwall, Yale N. Patt:
Retrofitting the VAX-11/780 Microarchitecture for IEEE Floating Point Arithmetic - Implementation Issues, Measurements, and Analysis. IEEE Trans. Computers 34(8): 692-708 (1985) - 1977
- [j6]Yale N. Patt:
Independent necessary conditions for functional completeness in m-valued logic. Notre Dame J. Formal Log. 18(2): 318-320 (1977) - 1975
- [j5]Serafino Amoroso, Gerald Cooper, Yale N. Patt:
Some Clarifications of the Concept of a Garden-of-Eden Configuration. J. Comput. Syst. Sci. 10(1): 77-82 (1975) - 1973
- [j4]Yale N. Patt:
Optimal and Near-Optimal Universal Logic Modules with Interconnected External Terminals. IEEE Trans. Computers 22(10): 903-907 (1973) - 1972
- [j3]Serafino Amoroso, Yale N. Patt:
Decision Procedures for Surjectivity and Injectivity of Parallel Maps for Tessellation Structures. J. Comput. Syst. Sci. 6(5): 448-464 (1972) - [j2]Yale N. Patt:
Minimum Search Tree Structures for Data Partitioned into Pages. IEEE Trans. Computers 21(9): 961-967 (1972) - 1969
- [j1]Yale N. Patt:
Variable length tree structures having minimum average search time. Commun. ACM 12(2): 72-76 (1969)
Conference and Workshop Papers
- 2022
- [c151]Ali Fakhrzadehgan, Yale N. Patt, Prashant J. Nair, Moinuddin K. Qureshi:
SafeGuard: Reducing the Security Risk from Row-Hammer via Low-Cost Integrity Protection. HPCA 2022: 373-386 - 2021
- [c150]Aniket Anand Deshmukh, Yale N. Patt:
Criticality Driven Fetch. MICRO 2021: 380-391 - [c149]Stephen Pruett, Yale N. Patt:
Branch Runahead: An Alternative to Branch Prediction for Impossible to Predict Branches. MICRO 2021: 804-815 - 2020
- [c148]Faruk Guvenilir, Yale N. Patt:
Tailored Page Sizes. ISCA 2020: 900-912 - [c147]Siavash Zangeneh, Stephen Pruett, Sangkug Lym, Yale N. Patt:
BranchNet: A Convolutional Neural Network to Predict Hard-To-Predict Branches. MICRO 2020: 118-130 - 2018
- [c146]Ben Lin, Michael B. Healy, Rustam Miftakhutdinov, Philip G. Emma, Yale N. Patt:
Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication. MICRO 2018: 285-297 - 2016
- [c145]Yale N. Patt:
Greater Performance and Better Efficiency: Predicated Execution has shown us the way. PACT 2016: 151 - [c144]Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, Yale N. Patt:
Accelerating Dependent Cache Misses with an Enhanced Memory Controller. ISCA 2016: 444-455 - [c143]Milad Hashemi, Onur Mutlu, Yale N. Patt:
Continuous runahead: Transparent hardware acceleration for memory intensive workloads. MICRO 2016: 61:1-61:12 - 2015
- [c142]Milad Hashemi, Yale N. Patt:
Filtered runahead execution with a runahead buffer. MICRO 2015: 358-369 - 2014
- [c141]Tse-Yu Yeh, Deborah T. Marr, Yale N. Patt:
Author retrospective for increasing the instruction fetch rate via multiple branch prediction and a branch address cache. ICS 25th Anniversary 2014: 24-25 - 2013
- [c140]José A. Joao, M. Aater Suleman, Onur Mutlu, Yale N. Patt:
Utility-based acceleration of multithreaded applications on asymmetric CMPs. ISCA 2013: 154-165 - [c139]Sani R. Nassif, Yale N. Patt, Magdy S. Abadir:
Keynote 1 - VLSI 2.0: R&D Post Moore. VLSI-SoC 2013 - 2012
- [c138]José A. Joao, M. Aater Suleman, Onur Mutlu, Yale N. Patt:
Bottleneck identification and scheduling in multithreaded applications. ASPLOS 2012: 223-234 - [c137]Yale N. Patt:
High performance supercomputers: should the individual processor be more than a brick? ICS 2012: 1-2 - [c136]Rustam Miftakhutdinov, Eiman Ebrahimi, Yale N. Patt:
Predicting Performance Impact of DVFS for Realistic Memory Systems. MICRO 2012: 155-165 - [c135]Khubaib, M. Aater Suleman, Milad Hashemi, Chris Wilkerson, Yale N. Patt:
MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP. MICRO 2012: 305-316 - [c134]Marco A. Z. Alves
, Khubaib, Eiman Ebrahimi, Veynu Narasiman, Carlos Villavieja, Philippe Olivier Alexandre Navaux, Yale N. Patt:
Energy Savings via Dead Sub-Block Prediction. SBAC-PAD 2012: 51-58 - 2011
- [c133]Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, Yale N. Patt:
Prefetch-aware shared resource management for multi-core systems. ISCA 2011: 141-152 - [c132]Veynu Narasiman, Michael Shebanow, Chang Joo Lee, Rustam Miftakhutdinov, Onur Mutlu, Yale N. Patt:
Improving GPU performance via large warps and two-level warp scheduling. MICRO 2011: 308-317 - [c131]Eiman Ebrahimi, Rustam Miftakhutdinov, Chris Fallin, Chang Joo Lee, José A. Joao, Onur Mutlu, Yale N. Patt:
Parallel application memory scheduling. MICRO 2011: 362-373 - 2010
- [c130]M. Aater Suleman, Moinuddin K. Qureshi, Khubaib, Yale N. Patt:
Feedback-directed pipeline parallelism. PACT 2010: 147-156 - [c129]Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, Yale N. Patt:
Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. ASPLOS 2010: 335-346 - [c128]M. Aater Suleman, Onur Mutlu, José A. Joao, Khubaib, Yale N. Patt:
Data marshaling for multi-core architectures. ISCA 2010: 441-450 - 2009
- [c127]Yale N. Patt:
The Challenges of Multicore: Information and Mis-Information. ARCS 2009: 3 - [c126]M. Aater Suleman, Onur Mutlu, Moinuddin K. Qureshi, Yale N. Patt:
Accelerating critical section execution with asymmetric multi-core architectures. ASPLOS 2009: 253-264 - [c125]Eiman Ebrahimi, Onur Mutlu, Yale N. Patt:
Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems. HPCA 2009: 7-17 - [c124]Yale N. Patt:
Multi-core demands multi-interfaces. HPCA 2009: 147-148 - [c123]José A. Joao, Onur Mutlu, Yale N. Patt:
Flexible reference-counting-based hardware acceleration for garbage collection. ISCA 2009: 418-428 - [c122]Eiman Ebrahimi, Onur Mutlu, Chang Joo Lee, Yale N. Patt:
Coordinated control of multiple prefetchers in multi-core systems. MICRO 2009: 316-326 - [c121]Chang Joo Lee, Veynu Narasiman, Onur Mutlu, Yale N. Patt:
Improving memory bank-level parallelism in the presence of prefetching. MICRO 2009: 327-336 - [c120]Yale N. Patt:
Multi-core demands multi-interfaces. PPoPP 2009: 99-100 - [c119]Yale N. Patt:
What Else Is Broken? Can We Fix It? SAMOS 2009: 1 - 2008
- [c118]José A. Joao, Onur Mutlu, Hyesoon Kim, Rishi Agarwal, Yale N. Patt:
Improving the performance of object-oriented languages with dynamic predication of indirect jumps. ASPLOS 2008: 80-90 - [c117]M. Aater Suleman, Moinuddin K. Qureshi, Yale N. Patt:
Feedback-driven threading: power-efficient and high-performance execution of multi-threaded workloads on CMPs. ASPLOS 2008: 277-286 - [c116]Chang Joo Lee, Hyesoon Kim, Onur Mutlu, Yale N. Patt:
Performance-aware speculation control using wrong path usefulness prediction. HPCA 2008: 39-49 - [c115]Francis Tseng, Yale N. Patt:
Achieving Out-of-Order Performance with Almost In-Order Complexity. ISCA 2008: 3-12 - [c114]Chang Joo Lee, Onur Mutlu, Veynu Narasiman, Yale N. Patt:
Prefetch-Aware DRAM Controllers. MICRO 2008: 200-209 - [c113]Yale N. Patt:
Can They Be Fixed: Some Thoughts After 40 Years in the Business. SAMOS 2008: 1 - 2007
- [c112]Hyesoon Kim, José A. Joao, Onur Mutlu, Yale N. Patt:
Profile-assisted Compiler Support for Dynamic Predication in Diverge-Merge Processors. CGO 2007: 367-378 - [c111]Yale N. Patt:
The Transformation Hierarchy in the Era of Multi-core. HiPC 2007: 5 - [c110]Santhosh Srinath, Onur Mutlu, Hyesoon Kim, Yale N. Patt:
Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers. HPCA 2007: 63-74 - [c109]Moinuddin K. Qureshi, M. Aater Suleman, Yale N. Patt:
Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines. HPCA 2007: 250-259 - [c108]Moinuddin K. Qureshi, Aamer Jaleel, Yale N. Patt, Simon C. Steely Jr., Joel S. Emer:
Adaptive insertion policies for high performance caching. ISCA 2007: 381-391 - [c107]Hyesoon Kim, José A. Joao, Onur Mutlu, Chang Joo Lee, Yale N. Patt, Robert Cohn:
VPC prediction: reducing the cost of indirect branches via hardware-based dynamic devirtualization. ISCA 2007: 424-435 - 2006
- [c106]Hyesoon Kim, M. Aater Suleman, Onur Mutlu, Yale N. Patt:
2D-Profiling: Detecting Input-Dependent Branches with a Single Input Data Set. CGO 2006: 159-172 - [c105]Yale N. Patt:
Computer Architecture Research and Future Microprocessors: Where Do We Go from Here? ISCA 2006: 2 - [c104]Moinuddin K. Qureshi, Daniel N. Lynch, Onur Mutlu, Yale N. Patt:
A Case for MLP-Aware Cache Replacement. ISCA 2006: 167-178 - [c103]Hyesoon Kim, José A. Joao, Onur Mutlu, Yale N. Patt:
Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths. MICRO 2006: 53-64 - [c102]Moinuddin K. Qureshi, Yale N. Patt:
Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. MICRO 2006: 423-432 - 2005
- [c101]Yale N. Patt:
The microprocessor of the year 2014: do Pentium 4, Pentium M, and Power 5 provide any hints? AICCSA 2005: 1 - [c100]Moinuddin K. Qureshi, Onur Mutlu, Yale N. Patt:
Microarchitecture-Based Introspection: A Technique for Transient-Fault Tolerance in Microprocessors. DSN 2005: 434-443 - [c99]Yale N. Patt:
A Unifying Theory of Distributed Processing (Or, The Chutzpah One Should Expect When You Invite a Microarchitect into Your Sandbox). IPDPS 2005 - [c98]Onur Mutlu, Hyesoon Kim, Yale N. Patt:
Techniques for Efficient Processing in Runahead Execution Engines. ISCA 2005: 370-381 - [c97]Moinuddin K. Qureshi, David Thompson, Yale N. Patt:
The V-Way Cache: Demand Based Associativity via Global Replacement. ISCA 2005: 544-555 - [c96]Hyesoon Kim, Onur Mutlu, Jared Stark, Yale N. Patt:
Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution. MICRO 2005: 43-54 - [c95]Onur Mutlu, Hyesoon Kim, Yale N. Patt:
Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns. MICRO 2005: 233-244 - 2004
- [c94]Yale N. Patt:
Opening and keynote 1. ISPASS 2004: 1 - [c93]Brad Calder, Daniel Citron, Yale N. Patt, James E. Smith:
The future of simulation: A field of dreams. ISPASS 2004: 169 - [c92]David N. Armstrong, Hyesoon Kim, Onur Mutlu, Yale N. Patt:
Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery. MICRO 2004: 119-128 - [c91]Onur Mutlu, Hyesoon Kim, David N. Armstrong, Yale N. Patt:
Cache Filtering Techniques to Reduce the Negative Impact of Useless Speculative Memory References on Processor Performance. SBAC-PAD 2004: 2-9 - [c90]Onur Mutlu, Hyesoon Kim, David N. Armstrong, Yale N. Patt:
Understanding the effects of wrong-path memory references on processor performance. WMPI 2004: 56-64 - 2003
- [c89]Yale N. Patt:
The High Performance Microprocessor in the Year 2013: What Will It Look Like? What It Won't Look Like? HiPC 2003: 105 - [c88]Onur Mutlu, Jared Stark, Chris Wilkerson, Yale N. Patt:
Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors. HPCA 2003: 129-140 - [c87]Paul Racunas, Yale N. Patt:
Partitioned first-level cache design for clustered microarchitectures. ICS 2003: 22-31 - [c86]Yale N. Patt:
Teaching and teaching computer architecture: two very different topics: (some opinions about each). WCAE 2003: 2 - 2002
- [c85]Stephen W. Melvin, Yale N. Patt:
Handling of packet dependencies: a critical issue for highly parallel network processors. CASES 2002: 202-209 - [c84]Mary D. Brown, Yale N. Patt:
Using Internal Redundant Representations and Limited Bypass to Support Pipelined Adders and Register Files. HPCA 2002: 289-298 - [c83]Robert S. Chappell, Francis Tseng, Yale N. Patt, Adi Yoaz:
Difficult-Path Branch Prediction Using Subordinate Microthreads. ISCA 2002: 307-317 - [c82]Robert S. Chappell, Francis Tseng, Adi Yoaz, Yale N. Patt:
Microarchitectural support for precomputation microthreads. MICRO 2002: 74-84 - 2001
- [c81]Mary D. Brown, Jared Stark, Yale N. Patt:
Select-free instruction scheduling logic. MICRO 2001: 204-213 - [c80]Judith L. Gersting, Peter B. Henderson, Philip Machanick, Yale N. Patt:
Programming early considered harmful. SIGCSE 2001: 402-403 - 2000
- [c79]Yale N. Patt:
Higher and Higher Performance Microprocessors: Are The Problems Just Too Hard To Solve? EUROMICRO 2000: 1015 - [c78]Jared Stark, Mary D. Brown, Yale N. Patt:
On pipelining dynamic instruction scheduling logic. MICRO 2000: 57-66 - 1999
- [c77]Robert S. Chappell, Jared Stark, Sangwook P. Kim, Steven K. Reinhardt, Yale N. Patt:
Simultaneous Subordinate Microthreading (SSMT). ISCA 1999: 186-195 - [c76]Yale N. Patt:
Computer architecture education: mechanical engineers need it too. WCAE@HPCA 1999: 1 - 1998
- [c75]Jared Stark, Marius Evers, Yale N. Patt:
Variable Length Path Branch Prediction. ASPLOS 1998: 170-179 - [c74]Wen-mei W. Hwu, Yale N. Patt:
Retrospective: HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality. 25 Years ISCA: Retrospectives and Reprints 1998: 43-44 - [c73]Marius Evers, Sanjay J. Patel, Robert S. Chappell, Yale N. Patt:
An Analysis of Correlation and Predictability: What Makes Two-Level Branch Predictors Work. ISCA 1998: 52-61 - [c72]Tse-Yu Yeh, Yale N. Patt:
Retrospective: Alternative Implementations of Two-Level Adaptive Training Branch Prediction. 25 Years ISCA: Retrospectives and Reprints 1998: 87-88 - [c71]Sanjay J. Patel, Marius Evers, Yale N. Patt:
Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing. ISCA 1998: 262-271 - [c70]Wen-mei W. Hwu, Yale N. Patt:
HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality. 25 Years ISCA: Retrospectives and Reprints 1998: 300-308 - [c69]Tse-Yu Yeh, Yale N. Patt:
Alternative Implementations of Two-Level Adaptive Branch Prediction. 25 Years ISCA: Retrospectives and Reprints 1998: 451-461 - [c68]Daniel H. Friendly, Sanjay J. Patel, Yale N. Patt:
Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors. MICRO 1998: 173-181 - 1997
- [c67]Robert Y. Hou, Yale N. Patt:
Using Non-Volatile Storage to Improve the Reliability of RAID5 Disk Arrays. FTCS 1997: 206-215 - [c66]Po-Yung Chang, Eric Hao, Yale N. Patt:
Target Prediction for Indirect Jumps. ISCA 1997: 274-283 - [c65]Eric Sprangle, Robert S. Chappell, Mitch Alsup, Yale N. Patt:
The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference. ISCA 1997: 284-291 - [c64]Daniel H. Friendly, Sanjay J. Patel, Yale N. Patt:
Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism. MICRO 1997: 24-33 - [c63]Jared Stark, Paul Racunas, Yale N. Patt:
Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order. MICRO 1997: 34-43 - 1996
- [c62]Po-Yung Chang, Marius Evers, Yale N. Patt:
Improving branch prediction accuracy by reducing pattern history table interference. IEEE PACT 1996: 48-57 - [c61]Stéphan Jourdan, Tse-Hao Hsing, Jared Stark, Yale N. Patt:
The effects of mispredicted-path execution on branch prediction structures. IEEE PACT 1996: 58-67 - [c60]Marius Evers, Po-Yung Chang, Yale N. Patt:
Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches. ISCA 1996: 3-11 - [c59]Eric Hao, Po-Yung Chang, Marius Evers, Yale N. Patt:
Increasing the Instruction Fetch Rate via Block-structured Instruction Set Architectures. MICRO 1996: 191-200 - [c58]Yale N. Patt:
Education in computer science and computer engineering starts with computer architecture. WCAE@HPCA 1996: 8 - 1995
- [c57]Po-Yung Chang, Eric Hao, Yale N. Patt, Pohua P. Chang:
Using predicated execution to improve the performance of a dynamically scheduled machine with speculative execution. PACT 1995: 99-108 - [c56]Robert Y. Hou, Yale N. Patt:
Track Piggybacking: An Improved Rebuild Algorithm for RAID5 Disk Arrays. ICPP (1) 1995: 136-145 - [c55]Po-Yung Chang, Eric Hao, Yale N. Patt:
Alternative implementations of hybrid branch predictors. MICRO 1995: 252-257 - [c54]Bruce L. Worthington, Gregory R. Ganger, Yale N. Patt, John Wilkes:
On-Line Extraction of SCSI Disk Drive Parameters. SIGMETRICS 1995: 146-156 - [c53]Yale N. Patt:
Components of a computer architecture education. WCAE@HPCA 1995: 3 - [c52]Yale N. Patt:
Components of a computer architecture education: optimal and suboptimal. WCAE@ISCA 1995: 12 - 1994
- [c51]Po-Yung Chang, Eric Hao, Tse-Yu Yeh, Yale N. Patt:
Branch classification: a new mechanism for improving branch predictor performance. MICRO 1994: 22-31 - [c50]Eric Sprangle, Yale N. Patt:
Facilitating superscalar processing via a combined static/dynamic register renaming scheme. MICRO 1994: 143-147 - [c49]Eric Hao, Po-Yung Chang, Yale N. Patt:
The effect of speculatively updating branch history on branch prediction accuracy, revisited. MICRO 1994: 228-232 - [c48]Gregory R. Ganger, Yale N. Patt:
Metadata Update Performance in File Systems. OSDI 1994: 49-60 - [c47]Bruce L. Worthington, Gregory R. Ganger, Yale N. Patt:
Scheduling Algorithms for Modern Disk Drives. SIGMETRICS 1994: 241-252 - 1993
- [c46]Robert Y. Hou, Yale N. Patt:
Trading Disk Capacity for Performance. HPDC 1993: 263-270 - [c45]Tse-Yu Yeh, Deborah T. Marr, Yale N. Patt:
Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache. International Conference on Supercomputing 1993: 67-76 - [c44]Tse-Yu Yeh, Yale N. Patt:
A Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History. ISCA 1993: 257-266 - [c43]Michael Butler, Yale N. Patt:
A comparative performance evaluation of various state maintenance mechanisms. MICRO 1993: 70-79 - [c42]Tse-Yu Yeh, Yale N. Patt:
Branch history table indexing to prevent pipeline bubbles in wide-issue superscalar processors. MICRO 1993: 164-175 - [c41]Gregory R. Ganger, Yale N. Patt:
The Process-Flow Model: Examining I/O Performance from the System's Point of View. SIGMETRICS 1993: 86-97 - [c40]Robert Y. Hou, Yale N. Patt:
Comparing Rebuild Algorithms for Mirrored and RAID5 Disk Arrays. SIGMOD Conference 1993: 317-326 - 1992
- [c39]Tse-Yu Yeh, Yale N. Patt:
Alternative Implementations of Two-Level Adaptive Branch Prediction. ISCA 1992: 124-134 - [c38]Michael Butler, Yale N. Patt:
An investigation of the performance of various dynamic scheduling techniques. MICRO 1992: 1-9 - [c37]Tse-Yu Yeh, Yale N. Patt:
A comprehensive instruction fetch mechanism for a processor supporting speculative execution. MICRO 1992: 129-139 - 1991
- [c36]Michael Butler, Tse-Yu Yeh, Yale N. Patt, Mitch Alsup, Hunter Scales, Michael Shebanow:
Single Instruction Stream Parallelism is Greater Than Two. ISCA 1991: 276-286 - [c35]Stephen W. Melvin, Yale N. Patt:
Exploiting Fine-Grained Parallelism Through a Combination of Hardware and Software Techniques. ISCA 1991: 287-296 - [c34]Michael Butler, Yale N. Patt:
The Effect of Real Data Cache Behavior on the Performance of a Microarchitecture that Supports Dynamic Scheduling. MICRO 1991: 34-41 - [c33]Tse-Yu Yeh, Yale N. Patt:
Two-Level Adaptive Training Branch Prediction. MICRO 1991: 51-61 - 1990
- [c32]Michael Butler, Yale N. Patt:
An Area-Efficient Register Alias Table for Implementing HPS. ICPP (1) 1990: 611-612 - 1989
- [c31]Stephen W. Melvin, Yale N. Patt:
Performance benefits of large execution atomic units in dynamically scheduled machines. ICS 1989: 427-432 - [c30]Ashok Singhal, Yale N. Patt:
A High Performance Prolog Processor with Multiple Function Units. ISCA 1989: 195-202 - [c29]Yale N. Patt:
Microarchitecture choices (implementation of the VAX). MICRO 1989: 213-216 - [c28]Ashok Singhal, Yale N. Patt:
Unification Parallelism: How Much Can We Exploit? NACLP 1989: 1135-1147 - 1988
- [c27]John A. Swensen, Yale N. Patt:
Hierarchical registers for scientific computers. ICS 1988: 346-354 - [c26]Ashok Singhal, Yale N. Patt:
Implementing a Prolog machine with multiple functional units. MICRO 1988: 41-49 - [c25]Stephen W. Melvin, Michael Shebanow, Yale N. Patt:
Hardware support for large atomic units in dynamically scheduled machines. MICRO 1988: 60-63 - [c24]Stephen W. Melvin, Yale N. Patt:
The Use of Microcode Instrumentation for Development, Debugging and Tuning of Operating System Kernels. SIGMETRICS 1988: 207-214 - 1987
- [c23]Jeffrey D. Gee, Stephen W. Melvin, Yale N. Patt:
Advantages of Implementing PROLOG by Microprogramming a Host General Purpose Computer. ICLP 1987: 1-20 - [c22]Wen-mei W. Hwu, Yale N. Patt:
Checkpoint Repair for Out-of-order Execution Machines. ISCA 1987: 18-26 - [c21]John A. Swensen, Yale N. Patt:
Fast Temporary Storage for Serial and Parallel Execution. ISCA 1987: 35-43 - [c20]Wen-mei W. Hwu, Yale N. Patt:
Exploiting horizontal and vertical concurrency via the HPSm microprocessor. MICRO 1987: 154-161 - [c19]James E. Wilson, Stephen W. Melvin, Michael Shebanow, Wen-mei W. Hwu, Yale N. Patt:
On tuning the microarchitecture of an HPS implementation of the VAX. MICRO 1987: 162-167 - [c18]Stephen W. Melvin, Yale N. Patt:
SPAM: a microcode based tool for tracing operating system events. MICRO 1987: 168-171 - 1986
- [c17]Alvin M. Despain, Yale N. Patt, Tep P. Dobry, Jung-Herng Chang, Wayne Citrin:
High Performance Prolog, The Multiplicative Effect of Several Levels of Implementation. COMPCON 1986: 178-185 - [c16]Yale N. Patt, Wen-mei W. Hwu, Stephen W. Melvin, Michael Shebanow, Chein Chen, Jiajuin Wei:
Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers. COMPCON 1986: 254-258 - [c15]Wen-mei W. Hwu, Yale N. Patt:
HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality. ISCA 1986: 297-306 - [c14]Jeffrey D. Gee, Stephen W. Melvin, Yale N. Patt:
The implementation of Prolog via VAX 8600 microcode. MICRO 1986: 68-74 - [c13]Yale N. Patt, Stephen W. Melvin, Wen-mei W. Hwu, Michael Shebanow, Chein Chen:
Run-time generation of HPS microinstructions from a VAX instruction stream. MICRO 1986: 75-81 - [c12]Stephen W. Melvin, Yale N. Patt:
A microcode-based environment for noninvasive performance analysis. MICRO 1986: 171-177 - 1985
- [c11]Alvin M. Despain, Yale N. Patt:
Aquarius - A High Performance Computing System for Symbolic/Numeric Applications. COMPCON 1985: 376-382 - [c10]Tep P. Dobry, Alvin M. Despain, Yale N. Patt:
Performance Studies of a Prolog Machine Architecture. ISCA 1985: 180-190 - [c9]Barry S. Fagin, Yale N. Patt, Vason P. Srini, Alvin M. Despain:
Compiling Prolog into microcode: a case study using the NCR/32-000. MICRO 1985: 79-88 - [c8]Yale N. Patt, Wen-mei W. Hwu, Michael Shebanow:
HPS, a new microarchitecture: rationale and introduction. MICRO 1985: 103-108 - [c7]Yale N. Patt, Stephen W. Melvin, Wen-mei W. Hwu, Michael Shebanow:
Critical issues regarding HPS, a high performance microarchitecture. MICRO 1985: 109-116 - [c6]Yale N. Patt, John K. Ahlstrom:
Microcode and the protection of intellectual effort. MICRO 1985: 167-170 - 1984
- [c5]Alvin M. Despain, Yale N. Patt:
The Aquarius Project. COMPCON 1984: 364-368 - [c4]Carl Ponder, Yale N. Patt:
Alternative proposals for implementing Prolog concurrently and implications regarding their respective microarchitectures. MICRO 1984: 192-203 - [c3]Tep P. Dobry, Yale N. Patt, Alvin M. Despain:
Design decisions influencing the microarchitecture for a Prolog machine. MICRO 1984: 217-231 - 1979
- [c2]David F. McAllister, Yale N. Patt:
Some results on the asymptotic behavior of functions on subsets of the natural numbers. ACM Southeast Regional Conference 1979: 159-160 - 1967
- [c1]Yale N. Patt:
A complex logic module for the synthesis of combinational switching circuits. AFIPS Spring Joint Computing Conference 1967: 699-705
Editorship
- 2017
- [e5]Yale N. Patt, S. K. Nandy:
2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2017, Pythagorion, Greece, July 17-20, 2017. IEEE 2017, ISBN 978-1-5386-3437-0 [contents] - 2010
- [e4]Yale N. Patt, Pierfrancesco Foglia, Evelyn Duesterwald, Paolo Faraboschi, Xavier Martorell:
High Performance Embedded Architectures and Compilers, 5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010. Proceedings. Lecture Notes in Computer Science 5952, Springer 2010, ISBN 978-3-642-11514-1 [contents] - 2002
- [e3]Yale N. Patt, Dirk Grunwald, Kevin Skadron:
29th International Symposium on Computer Architecture (ISCA 2002), 25-29 May 2002, Anchorage, AK, USA. IEEE Computer Society 2002, ISBN 0-7695-1605-X [contents] - 2001
- [e2]Yale N. Patt, Josh Fisher, Paolo Faraboschi, Kevin Skadron:
Proceedings of the 34th Annual International Symposium on Microarchitecture, Austin, Texas, USA, December 1-5, 2001. ACM/IEEE Computer Society 2001, ISBN 0-7695-1369-7 [contents] - 1988
- [e1]Yale N. Patt:
Proceedings of the 21st Annual Workshop and Symposium on Microprogramming and Microarchitecture, 1988, San Diego, California, USA, November 28 - December 2, 1988. ACM/IEEE 1988, ISBN 0-8186-1919-8 [contents]
Reference Works
- 2011
- [r1]Yale N. Patt:
HPS Microarchitecture. Encyclopedia of Parallel Computing 2011: 850-851
Informal and Other Publications
- 2020
- [i1]Stephen Pruett, Yale N. Patt:
Dynamic Merge Point Prediction. CoRR abs/2005.14691 (2020)
Coauthor Index
Wen-Mei W. Hwu
aka: Wen-mei W. Hwu
aka: Wen-mei W. Hwu
[j51] [j50] [j49] [j48] [j47] [j46] [j45] [j44] [j42] [j41] [j38] [j37] [j36] [j35] [j34] [j33] [j32] [c144] [c143] [c140] [c138] [c133] [c132] [c131] [c129] [c128] [c126] [c125] [c123] [c122] [c121] [c118] [c116] [c114] [c112] [c110] [c107] [c106] [c104] [c103] [c100] [c98] [c96] [c95] [c92] [c91] [c90] [c88]
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-18 22:46 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
