Ju-wook Jang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Seonil B. Choi

> Home > Persons > Ju-wook Jang

Publications

2005
[j10]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/JangCP05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/JangCP05
Ju-wook Jang, Seonil B. Choi, Viktor K. Prasanna:
Energy- and time-efficient matrix multiplication on FPGAs. IEEE Trans. Very Large Scale Integr. Syst. 13(11): 1305-1319 (2005)
2003
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/tjs/ChoiJMP03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/ChoiJMP03
Seonil Choi, Ju-wook Jang, Sumit Mohanty, Viktor K. Prasanna:
Domain-Specific Modeling for Rapid Energy Estimation of Reconfigurable Architectures. J. Supercomput. 26(3): 259-281 (2003)
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/ChoiSPJ03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ChoiSPJ03
Seonil Choi, Ronald Scrofano, Viktor K. Prasanna, Ju-wook Jang:
Energy-efficient signal processing using FPGAs. FPGA 2003: 225-234
[c12]
- view
  authority control:
- export record
  dblp key:
  - conf/icassp/ChoiGJP03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/ChoiGJP03
Seonil Choi, Gokul Govindu, Ju-wook Jang, Viktor K. Prasanna:
Energy-efficient and parameterized designs for fast Fourier transform on FPGAs. ICASSP (2) 2003: 521-524
2002
[c11]
- view
  authority control:
- export record
  dblp key:
  - conf/asap/MohantyCJP02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asap/MohantyCJP02
Sumit Mohanty, Seonil Choi, Ju-wook Jang, Viktor K. Prasanna:
A Model-Based Methodology for Application Specific Energy Efficient Data Path Design Using FPGAs. ASAP 2002: 76-87
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/JangCP02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/JangCP02
Ju-wook Jang, Seonil Choi, Viktor K. Prasanna:
Energy-Efficient Matrix Multiplication on FPGAs. FPL 2002: 534-544
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/fpt/JangCP02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/JangCP02
Ju-wook Jang, Seonil Choi, Viktor K. Prasanna:
Area and time efficient implementations of matrix multiplication on FPGAs. FPT 2002: 93-100

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.