Toshihiko Mori

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Hideki Kano

> Home > Persons > Toshihiko Mori

Publications

2016
[c15]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/ShibasakiDOSMTK16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ShibasakiDOSMTK16
Takayuki Shibasaki, Takumi Danjo, Yuuki Ogata, Yasufumi Sakai, Hiroki Miyaoka, Futoshi Terasawa, Masahiro Kudo, Hideki Kano, Atsushi Matsuda, Shigeaki Kawai, Tomoyuki Arai, Hirohito Higashi, Naoaki Naka, Hisakatsu Yamaguchi, Toshihiko Mori, Yoichi Koyanagi, Hirotaka Tamura:
3.5 A 56Gb/s NRZ-electrical 247mW/lane serial-link transceiver in 28nm CMOS. ISSCC 2016: 64-65
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/MiyaokaTKKMSKSD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/MiyaokaTKKMSKSD16
Hiroki Miyaoka, Futoshi Terasawa, Masahiro Kudo, Hideki Kano, Atsushi Matsuda, Noriaki Shirai, Shigeaki Kawai, Takayuki Shibasaki, Takumi Danjo, Yuuki Ogata, Yasufumi Sakai, Hisakatsu Yamaguchi, Toshihiko Mori, Yoichi Koyanagi, Hirotaka Tamura, Yutaka Ide, Kazuhiro Terashima, Hirohito Higashi, Tomokazu Higuchi, Naoaki Naka:
A 28.3 Gb/s 7.3 pJ/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS. VLSI Circuits 2016: 1-2
2014
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/OishiYSTKSKKMTKSYM14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/OishiYSTKSKKMTKSYM14
Kazuaki Oishi, Eiji Yoshida, Yasufumi Sakai, Hideki Takauchi, Yoichi Kawano, Noriaki Shirai, Hideki Kano, Masahiro Kudo, Tomotoshi Murakami, Tetsuro Tamura, Shigeaki Kawai, Kazuo Suto, Hiroshi Yamazaki, Toshihiko Mori:
A 1.95 GHz Fully Integrated Envelope Elimination and Restoration CMOS Power Amplifier Using Timing Alignment Technique for WCDMA and LTE. IEEE J. Solid State Circuits 49(12): 2915-2924 (2014)
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/OishiYSTKSKKMTK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/OishiYSTKSKKMTK14
Kazuaki Oishi, Eiji Yoshida, Yasufumi Sakai, Hideki Takauchi, Yoichi Kawano, Noriaki Shirai, Hideki Kano, Masahiro Kudo, Tomotoshi Murakami, Tetsuro Tamura, Seitaro Kawai, Shinji Yamaura, Kazuo Suto, Hiroshi Yamazaki, Toshihiko Mori:
3.2 A 1.95GHz fully integrated envelope elimination and restoration CMOS power amplifier with envelope/phase generator and timing aligner for WCDMA and LTE. ISSCC 2014: 60-61
2012
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/KandaKSSTKKMNHKSMOSTSMNY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KandaKSSTKKMNHKSMOSTSMNY12
Kouichi Kanda, Yoichi Kawano, Takao Sasaki, Noriaki Shirai, Tetsuro Tamura, Shigeaki Kawai, Masahiro Kudo, Tomotoshi Murakami, Hiroyuki Nakamoto, Nobumasa Hasegawa, Hideki Kano, Nobuhiro Shimazui, Akiko Mineyama, Kazuaki Oishi, Masashi Shima, Naoyoshi Tamura, Toshihide Suzuki, Toshihiko Mori, Kimitoshi Niratsuka, Shinji Yamaura:
A fully integrated triple-band CMOS power amplifier for WCDMA mobile handsets. ISSCC 2012: 86-88

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.