Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Peng Cao 0002

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Zhiyuan Liu 0011

> Home > Persons > Peng Cao 0002

Publications

2021
[j25]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/GuoCLGLBY21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/GuoCLGLBY21
Jingjing Guo, Peng Cao, Mengxiao Li, Yu Gong, Zhiyuan Liu, Geng Bai, Jun Yang:
Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(5): 931-944 (2021)
2020
[c18]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/Guo0LLY20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/Guo0LLY20
Jingjing Guo, Peng Cao, Mengxiao Li, Zhiyuan Liu, Jun Yang:
Statistical Timing Model for Subthreshold Circuit with Correlated Variation Consideration. ISCAS 2020: 1-5
2019
[j24]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/access/CaoLGW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/CaoLGW19
Peng Cao, Zhiyuan Liu, Jingjing Guo, Jiangping Wu:
An Analytical Gate Delay Model in Near/Subthreshold Domain Considering Process Variation. IEEE Access 7: 171515-171524 (2019)
[c17]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/0002WLGYS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/0002WLGYS19
Peng Cao, Jiangping Wu, Zhiyuan Liu, Jingjing Guo, Jun Yang, Longxing Shi:
A Statistical Current and Delay Model Based on Log-Skew-Normal Distribution for Low Voltage Region. ACM Great Lakes Symposium on VLSI 2019: 323-326
[c16]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/CaoLWGYS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/CaoLWGYS19
Peng Cao, Zhiyuan Liu, Jiangping Wu, Jingjing Guo, Jun Yang, Longxing Shi:
A Statistical Timing Model for Low Voltage Design Considering Process Variation. ICCAD 2019: 1-8
[c15]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/0002LXG19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/0002LXG19
Peng Cao, Zhiyuan Liu, Bingqian Xu, Jingjing Guo:
A Statistical Timing Model for CMOS Inverter in Near-threshold Region Considering Input Transition Time. ICECS 2019: 586-589
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/newcas/0002LGPW019
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/newcas/0002LGPW019
Peng Cao, Zhiyuan Liu, Jingjing Guo, Haoyu Pang, Jiangping Wu, Jun Yang:
Accurate and Efficient Interdependent Timing Model for Flip-Flop in Wide Voltage Region. NEWCAS 2019: 1-4

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.