Roberto da Silva

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Ricardo Augusto da Luz Reis

> Home > Persons > Roberto da Silva

Publications

2008
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/BrusamarelloSWR08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/BrusamarelloSWR08
Lucas Brusamarello, Roberto da Silva, Gilson I. Wirth, Ricardo A. L. Reis:
Probabilistic Approach for Yield Analysis of Dynamic Logic Circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 55-I(8): 2238-2248 (2008)
2007
[j2]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/rita/BrusamarelloSWR07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/rita/BrusamarelloSWR07
Lucas Brusamarello, Roberto da Silva, Gilson I. Wirth, Ricardo Augusto da Luz Reis:
Técnicas probabilísticas para análise de yield em nível elétrico usando propagação de erros e derivadas numéricas. RITA 14(2): 69-89 (2007)
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/BrusamarelloSRW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/BrusamarelloSRW07
Lucas Brusamarello, Roberto da Silva, Ricardo A. L. Reis, Gilson I. Wirth:
Yield Analysis by Error Propagation Using Numerical Derivatives Considering WD and D2D variations. ISVLSI 2007: 86-91
[c6]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - conf/vlsi/BrusamarelloSWR07a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/BrusamarelloSWR07a
Lucas Brusamarello, Roberto da Silva, Gilson I. Wirth, Ricardo Reis:
Statistical and Numerical Approach for a Computer efficient circuit yield analysis. VLSI-SoC (Selected Papers) 2007: 1-24
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/BrusamarelloSWR07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/BrusamarelloSWR07
Lucas Brusamarello, Roberto da Silva, Gilson I. Wirth, Ricardo A. L. Reis:
Obtaining delay distribution of dynamic logic circuits by error propagation at the electrical level. VLSI-SoC 2007: 94-98

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.