Devesh Singh

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Sylvain Dubois

> Home > Persons > Devesh Singh

Publications

2021
[j5]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/taco/WaldenSJLKADJY21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/taco/WaldenSJLKADJY21
Candace Walden, Devesh Singh, Meenatchi Jagasivamani, Shang Li, Luyi Kang, Mehdi Asnaashari, Sylvain Dubois, Bruce L. Jacob, Donald Yeung:
Monolithically Integrating Non-Volatile Main Memory over the Last-Level Cache. ACM Trans. Archit. Code Optim. 18(4): 48:1-48:26 (2021)
2020
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/coolchips/JagasivamaniWSK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/coolchips/JagasivamaniWSK20
Meenatchi Jagasivamani, Candace Walden, Devesh Singh, Luyi Kang, Mehdi Asnaashari, Sylvain Dubois, Bruce L. Jacob, Donald Yeung:
Tileable Monolithic ReRAM Memory Design. COOL CHIPS 2020: 1-3
2019
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/micro/JagasivamaniWSK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/JagasivamaniWSK19
Meenatchi Jagasivamani, Candace Walden, Devesh Singh, Luyi Kang, Shang Li, Mehdi Asnaashari, Sylvain Dubois, Bruce L. Jacob, Donald Yeung:
Analyzing the Monolithic Integration of a ReRAM-Based Main Memory Into a CPU's Die. IEEE Micro 39(6): 64-72 (2019)
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/memsys/JagasivamaniWSK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memsys/JagasivamaniWSK19
Meenatchi Jagasivamani, Candace Walden, Devesh Singh, Luyi Kang, Shang Li, Mehdi Asnaashari, Sylvain Dubois, Donald Yeung, Bruce L. Jacob:
Design for ReRAM-based main-memory architectures. MEMSYS 2019: 342-350
2018
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/memsys/JagasivamaniWSK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memsys/JagasivamaniWSK18
Meenatchi Jagasivamani, Candace Walden, Devesh Singh, Luyi Kang, Shang Li, Mehdi Asnaashari, Sylvain Dubois, Bruce L. Jacob, Donald Yeung:
Memory-systems challenges in realizing monolithic computers. MEMSYS 2018: 98-104

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.