Masahiro Nomura

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Yasuhiko Hagihara

> Home > Persons > Masahiro Nomura

Publications

2008
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/IkenagaNNH08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/IkenagaNNH08
Yoshifumi Ikenaga, Masahiro Nomura, Yoetsu Nakazawa, Yasuhiko Hagihara:
A Circuit for Determining the Optimal Supply Voltage to Minimize Energy Consumption in LSI Circuit Operations. IEEE J. Solid State Circuits 43(4): 911-918 (2008)
2006
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/NomuraOTNHHN06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/NomuraOTNHHN06
Masahiro Nomura, Taku Ohsawa, Koichi Takeda, Yoetsu Nakazawa, Yoshinori Hirota, Yasuhiko Hagihara, Naoki Nishi:
An Automatic Bi-Directional Bus Repeater Control Scheme Using Dynamic Collaborative Driving Techniques. IEICE Trans. Electron. 89-C(3): 334-341 (2006)
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/TakedaHANNIK06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TakedaHANNIK06
Koichi Takeda, Yasuhiko Hagihara, Yoshiharu Aimoto, Masahiro Nomura, Yoetsu Nakazawa, Toshio Ishii, Hiroyuki Kobatake:
A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications. IEEE J. Solid State Circuits 41(1): 113-121 (2006)
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/NomuraITNAH06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NomuraITNAH06
Masahiro Nomura, Yoshifumi Ikenaga, Koichi Takeda, Yoetsu Nakazawa, Yoshiharu Aimoto, Yasuhiko Hagihara:
Delay and power monitoring schemes for minimizing power consumption by means of supply and threshold voltage control in active and standby modes. IEEE J. Solid State Circuits 41(4): 805-814 (2006)
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/TakedaIHNK06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TakedaIHNK06
Koichi Takeda, Hidetoshi Ikeda, Yasuhiko Hagihara, Masahiro Nomura, Hiroyuki Kobatake:
Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit. ISSCC 2006: 2602-2611

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.