Suhwan Kim

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Sang-Yoon Lee

> Home > Persons > Suhwan Kim

Publications

2020
[j50]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/ShinKKLYLJKJ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ShinKKLYLJKJ20
Soyeong Shin, Han-Gon Ko, Chan-Ho Kye, Sang-Yoon Lee, Jaekwang Yun, Doobock Lee, Hae-Kang Jung, Suhwan Kim, Deog-Kyoon Jeong:
A 0.45 pJ/b, 6.4 Gb/s Forwarded-Clock Receiver With DLL-Based Self-Tracking Loop for Unmatched Memory Interfaces. IEEE Trans. Circuits Syst. II Express Briefs 67-II(10): 1814-1818 (2020)
2019
[c55]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/KoSKLYJLKJ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/KoSKLYJLKJ19
Han-Gon Ko, Soyeong Shin, Chan-Ho Kye, Sang-Yoon Lee, Jaekwang Yun, Hae-Kang Jung, Doobock Lee, Suhwan Kim, Deog-Kyoon Jeong:
A 370-fJ/b, 0.0056 mm²/DQ, 4.8-Gb/s DQ Receiver for HBM3 with a Baud-Rate Self-Tracking Loop. VLSI Circuits 2019: 94-
2007
[j12]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/JeongYHLLKJK07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JeongYHLLKJK07
Hoesam Jeong, Byoung-Joo Yoo, Cheol Kyu Han, Sang-Yoon Lee, Kang-Yoon Lee, Suhwan Kim, Deog-Kyoon Jeong, Wonchan Kim:
A 0.25-µm CMOS 1.9-GHz PHS RF Transceiver With a 150-kHz Low-IF Architecture. IEEE J. Solid State Circuits 42(6): 1318-1327 (2007)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.