Ivan S. Kourtev

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Eby G. Friedman

> Home > Persons > Ivan S. Kourtev

Publications

2004
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/SecareanuWSBBWMSTKF04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/SecareanuWSBBWMSTKF04
Radu M. Secareanu, Scott Warner, Scott Seabridge, Cathie Burke, Juan Becerra, Thomas E. Watrobski, Christopher Morton, William Staub, Thomas Tellier, Ivan S. Kourtev, Eby G. Friedman:
Substrate coupling in digital circuits in mixed-signal smart-power systems. IEEE Trans. Very Large Scale Integr. Syst. 12(1): 67-78 (2004)
2002
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/jcsc/VelenisTKABF02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/VelenisTKABF02
Dimitrios Velenis, Kevin T. Tang, Ivan S. Kourtev, Victor Adler, Franklin Baez, Eby G. Friedman:
Demonstration of Speed and Power Enhancements on an Industrial Circuit Through Application of Clock Skew Scheduling. J. Circuits Syst. Comput. 11(3): 231-246 (2002)
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/MaderFLK02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/MaderFLK02
Roy Mader, Eby G. Friedman, Ami Litman, Ivan S. Kourtev:
Large scale clock skew scheduling techniques for improved reliability of digital synchronous VLSI circuits. ISCAS (1) 2002: 357-360
2001
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/VelenisTKABF01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/VelenisTKABF01
Dimitrios Velenis, Kevin T. Tang, Ivan S. Kourtev, Victor Adler, Franklin Baez, Eby G. Friedman:
Demonstration of speed enhancements on an industrial circuit through application of non-zero clock skew scheduling. ICECS 2001: 1021-1025
1999
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/SecareanuKBWMSTF99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/SecareanuKBWMSTF99
Radu M. Secareanu, Ivan S. Kourtev, Juan Becerra, Thomas E. Watrobski, Christopher Morton, William Staub, Thomas Tellier, Eby G. Friedman:
Noise Immunity of Digital Circuits in Mixed-Signal Smart Power Systems. Great Lakes Symposium on VLSI 1999: 314-317
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/KourtevF99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/KourtevF99
Ivan S. Kourtev, Eby G. Friedman:
Clock skew scheduling for improved reliability via quadratic programming. ICCAD 1999: 239-243
[r1]
- view
  authority control:
- export record
  dblp key:
  - reference/vlsi/KourtevF99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/reference/vlsi/KourtevF99
Ivan S. Kourtev, Eby G. Friedman:
System Timing. The VLSI Handbook 1999

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.