Horng-Ren Tsai

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Chia-Ho Chen

> Home > Persons > Horng-Ren Tsai

Publications

1998
[j9]
- view
  authority control:
- export record
  dblp key:
  - journals/cviu/TsaiHTLKC98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cviu/TsaiHTLKC98
Horng-Ren Tsai, Shi-Jinn Horng, Shun-Shan Tsai, Shung-Shing Lee, Tzong-Wann Kao, Chia-Ho Chen:
Optimal Speed-Up Parallel Image Template Matching Algorithms on Processor Arrays with a Reconfigurable Bus System. Comput. Vis. Image Underst. 71(3): 393-412 (1998)
1997
[c7]
- no documents available
  - no references & citations available
- export record
  dblp key:
  - conf/euro-pds/TsaiHTLKCG97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/euro-pds/TsaiHTLKCG97
Horng-Ren Tsai, Shi-Jinn Horng, Shun-Shan Tsai, Shung-Shing Lee, Tzong-Wann Kao, Chia-Ho Chen, Yi-Hong Guo:
Parallel String Matching Algorithms an Processor Arrays with a Reconfiguable Bus System. Euro-PDS 1997: 203-206
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/icpads/TsaiHTLKC97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icpads/TsaiHTLKC97
Horng-Ren Tsai, Shi-Jinn Horng, Shun-Shan Tsai, Shung-Shing Lee, Tzong-Wann Kao, Chia-Ho Chen:
Parallel Clustering Algorithms on a Reconfigurable Array of Processors with Wider Bus Networks. ICPADS 1997: 630-

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.