Google
Google Scholar
MS Academic
CiteSeerX
CORE
Semantic ScholarBill Lin
Person information
- affiliation: University of California, San Diego, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
showing all ?? records
2010 – today
- 2018
[c96]Yang Song, Olivier Alavoine, Bill Lin:
SARA: self-aware resource allocation for heterogeneous MPSoCs. DAC 2018: 113:1-113:6- [c95]Yang Song, Olivier Alavoine, Bill Lin:
Row-buffer hit harvesting in orchestrated last-level cache and DRAM scheduling for heterogeneous multicore systems. DATE 2018: 779-784 - [c94]Sen Yang, Bill Lin, Jun Xu:
Safe Randomized Load-Balanced Switching by Diffusing Extra Loads. SIGMETRICS (Abstracts) 2018: 135-137 - [i3]Yang Song, Olivier Alavoine, Bill Lin:
SARA: Self-Aware Resource Allocation for Heterogeneous MPSoCs. CoRR abs/1804.02068 (2018) - [i2]Ping Yin, Steven Diamond, Bill Lin, Stephen P. Boyd:
Network Optimization for Unified Packet and Circuit Switched Networks. CoRR abs/1808.00586 (2018) - 2017
- [j46]Sen Yang, Bill Lin, Jun Xu:
Safe Randomized Load-Balanced Switching By Diffusing Extra Loads. POMACS 1(2): 29:1-29:37 (2017) - [j45]Yang Song, Kambiz Samadi, Bill Lin:
A Single-Tier Virtual Queuing Memory Controller Architecture for Heterogeneous MPSoCs. ACM Trans. Design Autom. Electr. Syst. 22(3): 56:1-56:23 (2017) - [c93]
- [c92]Sen Yang, Bill Lin, Paul Tune, Jun (Jim) Xu:
A simple re-sequencing load-balanced switch based on analytical packet reordering bounds. INFOCOM 2017: 1-9 - 2016
- [c91]Yang Song, Kambiz Samadi, Bill Lin:
Single-tier virtual queuing: an efficacious memory controller architecture for MPSoCs with multiple realtime cores. DAC 2016: 6:1-6:6 - [c90]Yashar Asgarieh, Bill Lin:
Sharing a global on-chip transmission line medium without centralized scheduling. NOCS 2016: 1-8 - [c89]Sen Yang, Bill Lin, Jun Xu:
Safe Randomized Load-Balanced Switching by Diffusing Extra Loads. SIGMETRICS 2016: 397-398 - 2015
- [j44]Andrew B. Kahng, Bill Lin, Siddhartha Nath:
ORION3.0: A Comprehensive NoC Router Estimation Tool. Embedded Systems Letters 7(2): 41-45 (2015) - [j43]Chia-Wei Chang, Guanyao Huang, Bill Lin, Chen-Nee Chuah:
LEISURE: Load-Balanced Network-Wide Traffic Measurement and Monitor Placement. IEEE Trans. Parallel Distrib. Syst. 26(4): 1059-1070 (2015) - [e2]Bill Lin, Jun (Jim) Xu, Sudipta Sengupta, Devavrat Shah:
Proceedings of the 2015 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, Portland, OR, USA, June 15-19, 2015. ACM 2015, ISBN 978-1-4503-3486-0 [contents] - 2014
- [j42]Hamid Mahmoodi, Sridevi Srinivasan Lakshmipuram, Manish Arora, Yashar Asgarieh, Houman Homayoun, Bill Lin, Dean M. Tullsen:
Resistive Computation: A Critique. Computer Architecture Letters 13(2): 89-92 (2014) - [j41]Xiaodong Yu, Bill Lin, Michela Becchi:
Revisiting State Blow-Up: Automatically Building Augmented-FA While Preserving Functional Equivalence. IEEE Journal on Selected Areas in Communications 32(10): 1822-1833 (2014) - [j40]Hao Wang, Bill Lin:
Reservation-Based Packet Bufferswith Deterministic Packet Departures. IEEE Trans. Parallel Distrib. Syst. 25(5): 1297-1305 (2014) - [c88]Weijun Ding, Jun (Jim) Xu, Jim Dai, Yang Song, Bill Lin:
Sprinklers: A Randomized Variable-Size Striping Approach to Reordering-Free Load-Balanced Switching. CoNEXT 2014: 89-100 - [i1]Weijun Ding, Jun (Jim) Xu, Jim Dai, Yang Song, Bill Lin:
Sprinklers: A Randomized Variable-Size Striping Approach to Reordering-Free Load-Balanced Switching. CoRR abs/1407.0006 (2014) - 2013
- [j39]Guang Sun, Chia-Wei Chang, Bill Lin:
A New Worst-Case Throughput Bound for Oblivious Routing in Odd Radix Mesh Network. Computer Architecture Letters 12(1): 9-12 (2013) - [j38]Rohit Sunkam Ramanujam, Bill Lin:
Randomized Throughput-Optimal Oblivious Routing for Torus Networks. IEEE Trans. Computers 62(3): 561-574 (2013) - [j37]Bill Lin, Prasun Sinha, Jun (Jim) Xu:
Guest Editors' Introduction: Special Issue on Quality-of-Service. IEEE Trans. Network and Service Management 10(1): 1-2 (2013) - [j36]Rohit Sunkam Ramanujam, Bill Lin:
Destination-based congestion awareness for adaptive routing in 2D mesh networks. ACM Trans. Design Autom. Electr. Syst. 18(4): 60:1-60:27 (2013) - [j35]Hao Wang, Bill Lin:
Per-Flow Queue Management with Succinct Priority Indexing Structures for High Speed Packet Scheduling. IEEE Trans. Parallel Distrib. Syst. 24(7): 1380-1389 (2013) - [j34]Hao Wang, Bill Lin, Jun (Jim) Xu:
Robust Statistics Counter Arrays with Interleaved Memories. IEEE Trans. Parallel Distrib. Syst. 24(9): 1894-1907 (2013) - [c87]Andrew B. Kahng, Bill Lin, Siddhartha Nath:
Enhanced metamodeling techniques for high-dimensional IC design estimation problems. DATE 2013: 1861-1866 - [c86]Andrew B. Kahng, Bill Lin, Siddhartha Nath:
High-dimensional metamodeling for prediction of clock tree synthesis outcomes. SLIP 2013: 1-7 - 2012
- [j33]Guang Sun, Chia-Wei Chang, Bill Lin, Lieguang Zeng:
An Oblivious Routing Algorithm for 3D Mesh Networks to Achieve a New Worst-Case Throughput Bound. Embedded Systems Letters 4(4): 98-101 (2012) - [j32]Hao Wang, Haiquan (Chuck) Zhao, Bill Lin, Jun (Jim) Xu:
Robust Pipelined Memory System with Worst Case Performance Guarantee for Network Processing. IEEE Trans. Computers 61(10): 1386-1400 (2012) - [j31]Guanyao Huang, Chia-Wei Chang, Chen-Nee Chuah, Bill Lin:
Measurement-Aware Monitor Placement and Routing: A Joint Optimization Approach for Network-Wide Measurements. IEEE Trans. Network and Service Management 9(1): 48-59 (2012) - [j30]Hao Wang, Haiquan (Chuck) Zhao, Bill Lin, Jun (Jim) Xu:
DRAM-Based Statistics Counter Array Architecture With Performance Guarantee. IEEE/ACM Trans. Netw. 20(4): 1040-1053 (2012) - [j29]Rohit Sunkam Ramanujam, Bill Lin:
Randomized Partially-Minimal Routing: Near-Optimal Oblivious Routing for 3-D Mesh Networks. IEEE Trans. VLSI Syst. 20(11): 2080-2093 (2012) - [c85]Andrew B. Kahng, Bill Lin, Siddhartha Nath:
Explicit modeling of control and data for improved NoC router estimation. DAC 2012: 392-397 - [c84]Guang Sun, Chia-Wei Chang, Bill Lin, Lieguang Zeng:
Oblivious routing design for mesh networks to achieve a new worst-case throughput bound. ICCD 2012: 427-432 - [c83]Chia-Wei Chang, Han Liu, Guanyao Huang, Bill Lin, Chen-Nee Chuah:
Distributed measurement-aware routing: Striking a balance between measurement and traffic engineering. INFOCOM 2012: 2516-2520 - [c82]Guang Sun, Shih-Hung Weng, Chung-Kuan Cheng, Bill Lin, Lieguang Zeng:
An on-chip global broadcast network design with equalized transmission lines in the 1024-core era. SLIP 2012: 11-18 - 2011
- [j28]Rohit Sunkam Ramanujam, Vassos Soteriou, Bill Lin, Li-Shiuan Peh:
Extending the Effective Throughput of NoCs With Distributed Shared-Buffer Routers. IEEE Trans. on CAD of Integrated Circuits and Systems 30(4): 548-561 (2011) - [j27]Nan Hua, Jun (Jim) Xu, Bill Lin, Haiquan (Chuck) Zhao:
BRICK: a novel exact active statistics counter architecture. IEEE/ACM Trans. Netw. 19(3): 670-682 (2011) - [c81]Chia-Wei Chang, Guanyao Huang, Bill Lin, Chen-Nee Chuah:
LEISURE: A Framework for Load-Balanced Network-Wide Traffic Measurement. ANCS 2011: 250-260 - [c80]Hao Wang, Bill Lin:
Per-flow Queue Scheduling with Pipelined Counting Priority Index. Hot Interconnects 2011: 19-26 - [c79]
- 2010
- [j26]Jerry Chi-Yuan Chou, Bill Lin:
Birkhoff-von Neumann switching with statistical traffic profiles. Computer Communications 33(7): 848-851 (2010) - [j25]Michael Tartre, Bill Lin:
Frame-based multicast switching. IEEE Communications Letters 14(3): 251-253 (2010) - [j24]Chia-Wei Chang, Seungjoon Lee, Bill Lin, Jia Wang:
The taming of the shrew: mitigating low-rate TCP-targeted attack. IEEE Trans. Network and Service Management 7(1): 1-13 (2010) - [j23]Bill Lin, Isaac Keslassy:
The Concurrent Matching Switch Architecture. IEEE/ACM Trans. Netw. 18(4): 1330-1343 (2010) - [c78]Rohit Sunkam Ramanujam, Bill Lin:
Destination-based adaptive routing on 2D mesh networks. ANCS 2010: 19 - [c77]Andrew B. Kahng, Bill Lin, Kambiz Samadi:
Improved on-chip router analytical power and area modeling. ASP-DAC 2010: 241-246 - [c76]Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Sunkam Ramanujam:
Trace-driven optimization of networks-on-chip configurations. DAC 2010: 437-442 - [c75]
- [c74]Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Sunkam Ramanujam:
Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations. ICCAD 2010: 256-263 - [c73]Hao Wang, Haiquan (Chuck) Zhao, Bill Lin, Jun (Jim) Xu:
Design and Analysis of a Robust Pipelined Memory System. INFOCOM 2010: 1541-1549 - [c72]Rohit Sunkam Ramanujam, Vassos Soteriou, Bill Lin, Li-Shiuan Peh:
Design of a High-Throughput Distributed Shared-Buffer NoC Router. NOCS 2010: 69-78 - [c71]Chia-Wei Chang, Alexandre Gerber, Bill Lin, Subhabrata Sen, Oliver Spatscheck:
Network DVR: A Programmable Framework for Application-Aware Trace Collection. PAM 2010: 191-200 - [e1]Bill Lin, Jeffrey C. Mogul, Ravishankar R. Iyer:
Proceedings of the 2010 ACM/IEEE Symposium on Architecture for Networking and Communications Systems, ANCS 2010, San Diego, California, USA, October 25-26, 2010. ACM 2010, ISBN 978-1-4503-0379-8 [contents]
2000 – 2009
- 2009
- [j22]Rohit Sunkam Ramanujam, Bill Lin:
Weighted Random Routing on Torus Networks. Computer Architecture Letters 8(1): 1-4 (2009) - [j21]Vassos Soteriou, Rohit Sunkam Ramanujam, Bill Lin, Li-Shiuan Peh:
A High-Throughput Distributed Shared-Buffer NoC Router. Computer Architecture Letters 8(1): 21-24 (2009) - [j20]Rohit Sunkam Ramanujam, Bill Lin:
A Layer-Multiplexed 3D On-Chip Network Architecture. Embedded Systems Letters 1(2): 50-55 (2009) - [j19]Shan Yan, Bill Lin:
Joint multicast routing and network design optimisation for networks-on-chip. IET Computers & Digital Techniques 3(5): 443-459 (2009) - [j18]Bill Lin, Jun (Jim) Xu, Nan Hua, Hao Wang, Haiquan (Chuck) Zhao:
A randomized interleaved DRAM architecture for the maintenance of exact statistics counters. SIGMETRICS Performance Evaluation Review 37(2): 53-54 (2009) - [j17]Jerry Chi-Yuan Chou, Bill Lin, Subhabrata Sen, Oliver Spatscheck:
Proactive surge protection: a defense mechanism for bandwidth-based attacks. IEEE/ACM Trans. Netw. 17(6): 1711-1723 (2009) - [j16]Shan Yan, Bill Lin:
Custom Networks-on-Chip Architectures With Multicast Routing. IEEE Trans. VLSI Syst. 17(3): 342-355 (2009) - [c70]
- [c69]Haiquan (Chuck) Zhao, Hao Wang, Bill Lin, Jun (Jim) Xu:
Design and performance analysis of a DRAM-based statistics counter array architecture. ANCS 2009: 84-93 - [c68]Rohit Sunkam Ramanujam, Bill Lin:
Weighted random oblivious routing on torus networks. ANCS 2009: 104-112 - [c67]
- [c66]Chia-Wei Chang, Seungjoon Lee, Bill Lin, Jia Wang:
The Taming of the Shrew: Mitigating Low-Rate TCP-Targeted Attack. ICDCS 2009: 137-144 - [c65]Jerry Chi-Yuan Chou, Bill Lin:
Optimal multi-path routing and bandwidth allocation under utility max-min fairness. IWQoS 2009: 1-9 - [c64]Hao Wang, Bill Lin:
Succinct priority indexing structures for the management of large priority queues. IWQoS 2009: 1-5 - 2008
- [j15]Rohit Sunkam Ramanujam, Bill Lin:
Randomized Partially-Minimal Routing on Three-Dimensional Mesh Networks. Computer Architecture Letters 7(2): 37-40 (2008) - [j14]Shan Yan, Bill Lin:
Stream Execution on Embedded Wide-Issue Clustered VLIW Architectures. EURASIP J. Emb. Sys. 2008 (2008) - [j13]Chia-Wei Chang, Bill Lin:
A Simple Mechanism for Throttling High-Bandwidth Flows. J. Electrical and Computer Engineering 2008 (2008) - [j12]Bill Lin, Jun (Jim) Xu:
DRAM is plenty fast for wirespeed statistics counting. SIGMETRICS Performance Evaluation Review 36(2): 45-51 (2008) - [c63]Nan Hua, Bill Lin, Jun (Jim) Xu, Haiquan (Chuck) Zhao:
BRICK: a novel exact active statistics counter architecture. ANCS 2008: 89-98 - [c62]Shan Yan, Bill Lin:
Application-specific Network-on-Chip architecture synthesis based on set partitions and Steiner Trees. ASP-DAC 2008: 277-282 - [c61]Rohit Sunkam Ramanujam, Bill Lin:
Near-optimal oblivious routing on three-dimensional mesh networks. ICCD 2008: 134-141 - [c60]
- [c59]Nan Hua, Haiquan (Chuck) Zhao, Bill Lin, Jun (Jim) Xu:
Rank-indexed hashing: A compact construction of Bloom filters and variants. ICNP 2008: 73-82 - [c58]Jerry Chi-Yuan Chou, Bill Lin, Subhabrata Sen, Oliver Spatscheck:
Proactive Surge Protection: A Defense Mechanism for Bandwidth-Based Attacks. USENIX Security Symposium 2008: 123-138 - 2007
- [j11]Bill Lin:
Compiling concurrent programs for embedded sequential execution. Integration 40(2): 106-117 (2007) - [c57]
- [c56]Bill Lin, Wai-Shing Ho, Ben Kao, Chun Kit Chui:
Adaptive Frequency Counting over Bursty Data Streams. CIDM 2007: 516-523 - [c55]Hao Wang, Bill Lin:
Pipelined van Emde Boas Tree: Algorithms, Analysis, and Applications. INFOCOM 2007: 2471-2475 - [c54]Shan Yan, Bill Lin:
Stream execution on wide-issue clustered VLIW architectures. LCTES 2007: 158-160 - 2006
- [c53]Hao Wang, Bill Lin:
On the Efficient Implementation of Pipelined Heaps for Network Processing. GLOBECOM 2006 - [c52]Mayank Kabra, Siddhartha Saha, Bill Lin:
Fast Buffer Memory with Deterministic Packet Departures. Hot Interconnects 2006: 67-72 - [c51]
- 2005
- [c50]
- [c49]Stefano Santi, Bill Lin, Ljupco Kocarev, Gian Mario Maggio, Riccardo Rovatti, Gianluca Setti:
On the impact of traffic statistics on quality of service for networks on chip. ISCAS (3) 2005: 2349-2352 - 2004
- [c48]Michael Roeder, Bill Lin:
Maintaining exact statistics counters with a multi-level counter memory. GLOBECOM 2004: 576-581 - 2000
- [c47]Ranjita Bhagwan, Bill Lin:
Design of High-Speed Packet Switch with Fine-Grained Quality-of-Service Guarantees. ICC (3) 2000: 1430-1434 - [c46]Ranjita Bhagwan, Bill Lin:
Fast and Scalable Priority Queue Architecture for High-Speed Network Switches. INFOCOM 2000: 538-547
1990 – 1999
- 1999
- [c45]Xiaohan Zhu, Bill Lin:
Hardware Compilation for FPGA-Based Configurable Computing Machines. DAC 1999: 697-702 - [c44]Xiaohan Zhu, Bill Lin:
Compositional Software Synthesis of Communicating Processes. ICCD 1999: 646-651 - 1998
- [j10]Kenneth Y. Yun, Bill Lin, David L. Dill, Srinivas Devadas:
BDD-based synthesis of extended burst-mode controllers. IEEE Trans. on CAD of Integrated Circuits and Systems 17(9): 782-792 (1998) - [c43]
- [c42]Bill Lin:
Efficient Compilation of Process-Based Concurrent Programs without Run-Time Scheduling. DATE 1998: 211-217 - [c41]Steven Vercauteren, Diederik Verkest, Gjalt G. de Jong, Bill Lin:
Efficient Verification using Generalized Partial Order Analysis. DATE 1998: 782-789 - 1997
- [j9]Steven Vercauteren, Bill Lin:
Hardware/Software Communication and System Integration for Embedded Architectures. Design Autom. for Emb. Sys. 2(3-4): 359-382 (1997) - [j8]Milton H. Sawasaki, Chantal Ykman-Couvreur, Bill Lin:
Externally hazard-free implementations of asynchronous control circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 16(8): 835-848 (1997) - [c40]Julio Leao da Silva Jr., Chantal Ykman-Couvreur, Bill Lin, Hugo De Man, Gjalt G. de Jong:
A System Design Methodology for Telecommunication Network Applications. Great Lakes Symposium on VLSI 1997: 64-69 - [c39]Steven Vercauteren, Diederik Verkest, Gjalt G. de Jong, Bill Lin:
Derivation of Formal Representations from Process-Based Specification and Implementation Models. ISSS 1997: 16- - 1996
- [j7]Chi-Ying Tsui, José C. Monteiro, Massoud Pedram, Srinivas Devadas, Alvin M. Despain, Bill Lin:
Correction to "Power Estimation Methods for Sequential Logic Circuits" [Correspondence]. IEEE Trans. VLSI Syst. 4(4): 495 (1996) - [c38]Tilman Kolks, Steven Vercauteren, Bill Lin:
Control resynthesis for control-dominated asynchronous designs. ASYNC 1996: 233-243 - [c37]Bill Lin, Steven Vercauteren, Hugo De Man:
Embedded Architecture Co-Synthesis and System Integration. CODES 1996: 2-9 - [c36]Eric Verlind, Gjalt G. de Jong, Bill Lin:
Efficient Partial Enumeration for Timing Analysis of Asynchronous Systems. DAC 1996: 55-58 - [c35]Steven Vercauteren, Bill Lin, Hugo De Man:
Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications. DAC 1996: 521-526 - [c34]Bill Lin:
A System Design Methodology for Software/Hardware Co-Development of Telecommunication Network Applications. DAC 1996: 672-677 - [c33]Steven Vercauteren, Bill Lin, Hugo De Man:
A Strategy for Real-Time Kernel Support in Application-Specific HW/SW Embedded Architectures. DAC 1996: 678-683 - [c32]
- [c31]Sven Wuytack, Francky Catthoor, Gjalt G. de Jong, Bill Lin, Hugo De Man:
Flow Graph Balancing for Minimizing the Required Memory Bandwidth. ISSS 1996: 127-132 - 1995
- [j6]Bill Lin, Srinivas Devadas:
Synthesis of hazard-free multilevel logic under multiple-input changes from binary decision diagrams. IEEE Trans. on CAD of Integrated Circuits and Systems 14(8): 974-985 (1995) - [j5]Chi-Ying Tsui, José C. Monteiro, Massoud Pedram, Srinivas Devadas, Alvin M. Despain, Bill Lin:
Power estimation methods for sequential logic circuits. IEEE Trans. VLSI Syst. 3(3): 404-416 (1995) - [c30]Robert M. Fuhrer, Bill Lin, Steven M. Nowick:
Algorithms for the optimal state assignment of asynchronous state machines. ARVLSI 1995: 59-75 - [c29]Chantal Ykman-Couvreur, Bill Lin:
Optimised state assignment for asynchronous circuit synthesis. ASYNC 1995: 118-127 - [c28]Bill Lin, Gjalt G. de Jong, Tilman Kolks:
Hierarchical Optimization of Asynchronous Circuits. DAC 1995: 712-717 - [c27]Milton H. Sawasaki, Chantal Ykman-Couvreur, Bill Lin:
Externally Hazard-Free Implementations of Asynchronous Circuits. DAC 1995: 718-724 - [c26]Bill Lin, Gjalt G. de Jong, Tilman Kolks:
Modeling and optimization of hierarchical synchronous circuits. ED&TC 1995: 144-149 - [c25]Gjalt G. de Jong, Bill Lin, Carl Verdonck, Sven Wuytack, Francky Catthoor:
Background memory management for dynamic data structure intensive processing systems. ICCAD 1995: 515-520 - [c24]Robert M. Fuhrer, Bill Lin, Steven M. Nowick:
Symbolic hazard-free minimization and encoding of asynchronous finite state machines. ICCAD 1995: 604-611 - [c23]Chantal Ykman-Couvreur, Bill Lin:
Efficient state assignment framework for asynchronous state graphs. ICCD 1995: 692-697 - 1994
- [j4]Peter Vanbekbergen, Bill Lin, Gert Goossens, Hugo De Man:
A generalized state assignment theory for transformations on signal transition graphs. VLSI Signal Processing 7(1-2): 101-115 (1994) - [c22]José C. Monteiro, Srinivas Devadas, Bill Lin:
A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits. DAC 1994: 12-17 - [c21]Gjalt G. de Jong, Bill Lin:
A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules. DAC 1994: 49-55 - [c20]Alex Kondratyev, Michael Kishinevsky, Bill Lin, Peter Vanbekbergen, Alexandre Yakovlev:
Basic Gate Implementation of Speed-Independent Circuits. DAC 1994: 56-62 - [c19]