Sudipta Chattopadhyay 0001
Person information
- affiliation: Singapore University of Technology and Design (SUTD)
- affiliation (former): Saarland University, Computer Science Department
- affiliation (former): Linköping University, Sweden
Other persons with the same name
- Sudipta Chattopadhyay
- Sudipta Chattopadhyay 0002 — Bengal Engineering and Science University, India
Refine list

refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2010 – today
- 2018
- [j8]Sudipta Chattopadhyay, Abhik Roychoudhury:
Symbolic Verification of Cache Side-Channel Freedom. IEEE Trans. on CAD of Integrated Circuits and Systems 37(11): 2812-2823 (2018) - [c26]Chundong Wang, Sudipta Chattopadhyay:
LAWN: boosting the performance of NVMM file system through reducing write amplification. DAC 2018: 6:1-6:6 - [c25]Adrian Horga, Sudipta Chattopadhyay, Petru Eles, Zebo Peng:
Measurement Based Execution Time Analysis of GPGPU Programs via SE+GA. DSD 2018: 30-37 - [c24]Tanya Srivastava, Pryanshu Arora, Chundong Wang, Sudipta Chattopadhyay:
Road context-aware intrusion detection system for autonomous cars: work-in-progress. EMSOFT 2018: 8 - [c23]Eyasu Getahun Chekole, Sudipta Chattopadhyay, Martín Ochoa, Huaqun Guo:
Enforcing Full-Stack Memory-Safety in Cyber-Physical Systems. ESSoS 2018: 9-26 - [c22]Sakshi Udeshi, Pryanshu Arora, Sudipta Chattopadhyay:
Automated directed fairness testing. ASE 2018: 98-108 - [c21]Marcel Böhme, Ezekiel Olamide Soremekun, Sudipta Chattopadhyay, Emamurho Ugherughe, Andreas Zeller:
Wo ist der Fehler und wie wird er behoben? Ein Experiment mit Softwareentwicklern. Software Engineering 2018: 101-102 - [i5]Sakshi Udeshi, Pryanshu Arora, Sudipta Chattopadhyay:
Automated Directed Fairness Testing. CoRR abs/1807.00468 (2018) - [i4]Sudipta Chattopadhyay, Abhik Roychoudhury:
Symbolic Verification of Cache Side-channel Freedom. CoRR abs/1807.04701 (2018) - [i3]Guanhua Wang, Sudipta Chattopadhyay, Ivan Gotovchits, Tulika Mitra, Abhik Roychoudhury:
oo7: Low-overhead Defense against Spectre Attacks via Binary Analysis. CoRR abs/1807.05843 (2018) - [i2]Eyasu Getahun Chekole, Unnikrishnan Cheramangalath, Sudipta Chattopadhyay, Martín Ochoa, Huaqun Guo:
Taming the War in Memory: A Resilient Mitigation Strategy Against Memory Safety Attacks in CPS. CoRR abs/1809.07477 (2018) - 2017
- [c20]Marcel Böhme, Ezekiel O. Soremekun, Sudipta Chattopadhyay, Emamurho Ugherughe, Andreas Zeller:
How developers debug software the DbgBench dataset: poster. ICSE (Companion Volume) 2017: 244-246 - [c19]
- [c18]Sudipta Chattopadhyay, Moritz Beck, Ahmed Rezine, Andreas Zeller:
Quantifying the information leak in cache attacks via symbolic execution. MEMOCODE 2017: 25-35 - [c17]Marcel Böhme, Ezekiel O. Soremekun, Sudipta Chattopadhyay, Emamurho Ugherughe, Andreas Zeller:
Where is the bug and how is it fixed? an experiment with practitioners. ESEC/SIGSOFT FSE 2017: 117-128 - [c16]
- 2016
- [j7]Abhijeet Banerjee, Sudipta Chattopadhyay, Abhik Roychoudhury:
On Testing Embedded Software. Advances in Computers 101: 121-153 (2016) - [j6]Adrian Horga, Sudipta Chattopadhyay, Petru Eles, Zebo Peng:
Systematic detection of memory related performance bottlenecks in GPGPU programs. Journal of Systems Architecture - Embedded Systems Design 71: 73-87 (2016) - [c15]Ke Jiang, Petru Eles, Zebo Peng, Sudipta Chattopadhyay, Lejla Batina:
SPARTA: A scheduling policy for thwarting differential power analysis attacks. ASP-DAC 2016: 667-672 - [i1]Sudipta Chattopadhyay, Moritz Beck, Ahmed Rezine, Andreas Zeller:
Quantifying the Information Leak in Cache Attacks through Symbolic Execution. CoRR abs/1611.04426 (2016) - 2015
- [c14]Sudipta Chattopadhyay:
MESS: Memory Performance Debugging on Embedded Multi-core Systems. SPIN 2015: 105-125 - 2014
- [j5]Sudipta Chattopadhyay, Abhik Roychoudhury, Jakob Rosen, Petru Eles, Zebo Peng:
Time-Predictable Embedded Software on Multi-Core Platforms: Analysis and Optimization. Foundations and Trends in Electronic Design Automation 8(3-4): 199-356 (2014) - [j4]Timon Kelter, Heiko Falk, Peter Marwedel, Sudipta Chattopadhyay, Abhik Roychoudhury:
Static analysis of multi-core TDMA resource arbitration delays. Real-Time Systems 50(2): 185-229 (2014) - [j3]Sudipta Chattopadhyay, Lee Kee Chong, Abhik Roychoudhury, Timon Kelter, Peter Marwedel, Heiko Falk:
A Unified WCET analysis framework for multicore platforms. ACM Trans. Embedded Comput. Syst. 13(4s): 124:1-124:29 (2014) - [j2]Sudipta Chattopadhyay, Abhik Roychoudhury:
Cache-Related Preemption Delay Analysis for Multilevel Noninclusive Caches. ACM Trans. Embedded Comput. Syst. 13(5s): 147:1-147:29 (2014) - [c13]Sudipta Chattopadhyay, Petru Eles, Zebo Peng:
Automated software testing of memory performance in embedded GPUs. EMSOFT 2014: 17:1-17:10 - [c12]Abhijeet Banerjee, Lee Kee Chong, Sudipta Chattopadhyay, Abhik Roychoudhury:
Detecting energy bugs and hotspots in mobile apps. SIGSOFT FSE 2014: 588-598 - 2013
- [j1]Sudipta Chattopadhyay, Abhik Roychoudhury:
Scalable and precise refinement of cache timing analysis via path-sensitive verification. Real-Time Systems 49(4): 517-562 (2013) - [c11]Sudipta Chattopadhyay, Lee Kee Chong, Abhik Roychoudhury:
Program performance spectrum. LCTES 2013: 65-76 - [c10]Abhijeet Banerjee, Sudipta Chattopadhyay, Abhik Roychoudhury:
Precise micro-architectural modeling for WCET analysis via AI+SAT. IEEE Real-Time and Embedded Technology and Applications Symposium 2013: 87-96 - [c9]Lee Kee Chong, Clément Ballabriga, Van-Thuan Pham, Sudipta Chattopadhyay, Abhik Roychoudhury:
Integrated Timing Analysis of Application and Operating Systems Code. RTSS 2013: 128-139 - [c8]Abhijeet Banerjee, Sudipta Chattopadhyay, Abhik Roychoudhury:
Static Analysis Driven Cache Performance Testing. RTSS 2013: 319-329 - 2012
- [c7]Sudipta Chattopadhyay, Lee Kee Chong, Abhik Roychoudhury, Timon Kelter, Peter Marwedel, Heiko Falk:
A Unified WCET Analysis Framework for Multi-core Platforms. IEEE Real-Time and Embedded Technology and Applications Symposium 2012: 99-108 - 2011
- [c6]Timon Kelter, Heiko Falk, Peter Marwedel, Sudipta Chattopadhyay, Abhik Roychoudhury:
Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds. ECRTS 2011: 3-12 - [c5]Sudipta Chattopadhyay, Abhik Roychoudhury:
Static bus schedule aware scratchpad allocation in multiprocessors. LCTES 2011: 11-20 - [c4]Sudipta Chattopadhyay, Abhik Roychoudhury:
Scalable and Precise Refinement of Cache Timing Analysis via Model Checking. RTSS 2011: 193-203 - [c3]Bernard Blackham, Yao Shi, Sudipta Chattopadhyay, Abhik Roychoudhury, Gernot Heiser:
Timing Analysis of a Protected Operating System Kernel. RTSS 2011: 339-348 - 2010
- [c2]Sudipta Chattopadhyay, Abhik Roychoudhury, Tulika Mitra:
Modeling shared cache and bus in multi-cores for timing analysis. SCOPES 2010: 6
2000 – 2009
- 2009
- [c1]Sudipta Chattopadhyay, Abhik Roychoudhury:
Unified Cache Modeling for WCET Analysis and Layout Optimizations. RTSS 2009: 47-56
Coauthor Index
last updated on 2019-02-13 21:50 CET by the dblp team
data released under the ODC-BY 1.0 license
see also: Terms of Use | Privacy Policy | Imprint