Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: Gilles Sassatelli
@article{DBLP:journals/ficn/WatfaOS23,
author = {Mohamed Watfa and
Alberto Garc{\'{\i}}a Ortiz and
Gilles Sassatelli},
title = {Energy-based analog neural network framework},
journal = {Frontiers Comput. Neurosci.},
volume = {17},
year = {2023},
url = {https://doi.org/10.3389/fncom.2023.1114651},
doi = {10.3389/FNCOM.2023.1114651},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ficn/WatfaOS23.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/suscom/GamatieLSSR23,
author = {Abdoulaye Gamati{\'{e}} and
Thomas Leduc and
Daniel Siret and
Gilles Sassatelli and
Michel Robert},
title = {A model-based approach to addressing energy demand in sustainable
urban systems},
journal = {Sustain. Comput. Informatics Syst.},
volume = {37},
pages = {100844},
year = {2023},
url = {https://doi.org/10.1016/j.suscom.2022.100844},
doi = {10.1016/J.SUSCOM.2022.100844},
timestamp = {Sun, 16 Apr 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/suscom/GamatieLSSR23.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tsusc/SilvaGSPR23,
author = {Marcos de Melo da Silva and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
Michael Poss and
Michel Robert},
title = {Optimization of Data and Energy Migrations in Mini Data Centers for
Carbon-Neutral Computing},
journal = {{IEEE} Trans. Sustain. Comput.},
volume = {8},
number = {1},
pages = {68--81},
year = {2023},
url = {https://doi.org/10.1109/TSUSC.2022.3197090},
doi = {10.1109/TSUSC.2022.3197090},
timestamp = {Tue, 28 Mar 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tsusc/SilvaGSPR23.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tecs/France-PilloisG22,
author = {Maxime France{-}Pillois and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli},
title = {A Segmented Adaptive Router for Near Energy-Proportional Networks-on-Chip},
journal = {{ACM} Trans. Embed. Comput. Syst.},
volume = {21},
number = {4},
pages = {40:1--40:27},
year = {2022},
url = {https://doi.org/10.1145/3529106},
doi = {10.1145/3529106},
timestamp = {Tue, 06 Dec 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tecs/France-PilloisG22.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/MirkaFSG22,
author = {Maxime Mirka and
Maxime France{-}Pillois and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
editor = {Cristiana Bolchini and
Ingrid Verbauwhede and
Ioana Vatajelu},
title = {A Generative {AI} for Heterogeneous Network-on-Chip Design Space Pruning},
booktitle = {2022 Design, Automation {\&} Test in Europe Conference {\&}
Exhibition, {DATE} 2022, Antwerp, Belgium, March 14-23, 2022},
pages = {1135--1138},
publisher = {{IEEE}},
year = {2022},
url = {https://doi.org/10.23919/DATE54114.2022.9774721},
doi = {10.23919/DATE54114.2022.9774721},
timestamp = {Wed, 25 May 2022 22:56:19 +0200},
biburl = {https://dblp.org/rec/conf/date/MirkaFSG22.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/socc/WatfaGS22,
author = {Mohamed Watfa and
Alberto Garc{\'{\i}}a Ortiz and
Gilles Sassatelli},
editor = {Sakir Sezer and
Thomas B{\"{u}}chner and
J{\"{u}}rgen Becker and
Andrew Marshall and
Fahad Siddiqui and
Tanja Harbaum and
Kieran McLaughlin},
title = {Energy-Based Analog Neural Network Framework},
booktitle = {35th {IEEE} International System-on-Chip Conference, {SOCC} 2022,
Belfast, United Kingdom, September 5-8, 2022},
pages = {1--6},
publisher = {{IEEE}},
year = {2022},
url = {https://doi.org/10.1109/SOCC56010.2022.9908086},
doi = {10.1109/SOCC56010.2022.9908086},
timestamp = {Tue, 07 Feb 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/socc/WatfaGS22.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/GamatieSM21,
author = {Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
Marius Mikucionis},
title = {Modeling and Analysis for Energy-Driven Computing using Statistical
Model-Checking},
booktitle = {Design, Automation {\&} Test in Europe Conference {\&} Exhibition,
{DATE} 2021, Grenoble, France, February 1-5, 2021},
pages = {980--985},
publisher = {{IEEE}},
year = {2021},
url = {https://doi.org/10.23919/DATE51398.2021.9474224},
doi = {10.23919/DATE51398.2021.9474224},
timestamp = {Sat, 30 Sep 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/date/GamatieSM21.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hipeac/MirkaPSG21,
author = {Maxime Mirka and
Maxime France{-}Pillois and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
title = {GANNoC: {A} Framework for Automatic Generation of NoC Topologies using
Generative Adversarial Networks},
booktitle = {DroneSE and {RAPIDO} '21: Methods and Tools, Budapest, Hungary, January
18, 2021},
pages = {51--58},
publisher = {{ACM}},
year = {2021},
url = {https://doi.org/10.1145/3444950.3447283},
doi = {10.1145/3444950.3447283},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hipeac/MirkaPSG21.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/newcas/DevicFSSG21,
author = {Guillaume Devic and
Maxime France{-}Pillois and
J{\'{e}}r{\'{e}}mie Salles and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
title = {Highly-Adaptive Mixed-Precision {MAC} Unit for Smart and Low-Power
Edge Computing},
booktitle = {19th {IEEE} International New Circuits and Systems Conference, {NEWCAS}
2021, Toulon, France, June 13-16, 2021},
pages = {1--4},
publisher = {{IEEE}},
year = {2021},
url = {https://doi.org/10.1109/NEWCAS50681.2021.9462745},
doi = {10.1109/NEWCAS50681.2021.9462745},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/newcas/DevicFSSG21.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mocast/MirkaSG20,
author = {Maxime Mirka and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
title = {Online Learning for Dynamic Control of OpenMP Workloads},
booktitle = {9th International Conference on Modern Circuits and Systems Technologies,
{MOCAST} 2020, Bremen, Germany, September 7-9, 2020},
pages = {1--6},
publisher = {{IEEE}},
year = {2020},
url = {https://doi.org/10.1109/MOCAST49295.2020.9200292},
doi = {10.1109/MOCAST49295.2020.9200292},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/mocast/MirkaSG20.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/access/GamatieDSBNC19,
author = {Abdoulaye Gamati{\'{e}} and
Guillaume Devic and
Gilles Sassatelli and
Stefano Bernabovi and
Philippe Naudin and
Michael Chapman},
title = {Towards Energy-Efficient Heterogeneous Multicore Architectures for
Edge Computing},
journal = {{IEEE} Access},
volume = {7},
pages = {49474--49491},
year = {2019},
url = {https://doi.org/10.1109/ACCESS.2019.2910932},
doi = {10.1109/ACCESS.2019.2910932},
timestamp = {Fri, 31 May 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/access/GamatieDSBNC19.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/iet-cdt/GaribottiOBRGS19,
author = {Rafael Garibotti and
Luciano Ost and
Anastasiia Butko and
Ricardo Reis and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli},
title = {Exploiting memory allocations in clusterised many-core architectures},
journal = {{IET} Comput. Digit. Tech.},
volume = {13},
number = {4},
pages = {302--311},
year = {2019},
url = {https://doi.org/10.1049/iet-cdt.2018.5136},
doi = {10.1049/IET-CDT.2018.5136},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/iet-cdt/GaribottiOBRGS19.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jsa/GamatieAZKS19,
author = {Abdoulaye Gamati{\'{e}} and
Xin An and
Ying Zhang and
An Kang and
Gilles Sassatelli},
title = {Empirical model-based performance prediction for application mapping
on multicore architectures},
journal = {J. Syst. Archit.},
volume = {98},
pages = {1--16},
year = {2019},
url = {https://doi.org/10.1016/j.sysarc.2019.06.001},
doi = {10.1016/J.SYSARC.2019.06.001},
timestamp = {Mon, 24 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/jsa/GamatieAZKS19.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/NocuaBSG19,
author = {Alejandro Nocua and
Florent Bruguier and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
title = {A gem5 trace-driven simulator for fast architecture exploration of
OpenMP workloads},
journal = {Microprocess. Microsystems},
volume = {67},
pages = {42--55},
year = {2019},
url = {https://doi.org/10.1016/j.micpro.2019.01.008},
doi = {10.1016/J.MICPRO.2019.01.008},
timestamp = {Sat, 22 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/mam/NocuaBSG19.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/MirkaDBSG19,
author = {Maxime Mirka and
Guillaume Devic and
Florent Bruguier and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
title = {Automatic Energy-Efficiency Monitoring of OpenMP Workloads},
booktitle = {14th International Symposium on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2019, York, United Kingdom, July 1-3, 2019},
pages = {43--50},
publisher = {{IEEE}},
year = {2019},
url = {https://doi.org/10.1109/ReCoSoC48741.2019.9034988},
doi = {10.1109/RECOSOC48741.2019.9034988},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/MirkaDBSG19.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-1902-02343,
author = {Anastasiia Butko and
Florent Bruguier and
David Novo and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli},
title = {Exploration of Performance and Energy Trade-offs for Heterogeneous
Multicore Architectures},
journal = {CoRR},
volume = {abs/1902.02343},
year = {2019},
url = {http://arxiv.org/abs/1902.02343},
eprinttype = {arXiv},
eprint = {1902.02343},
timestamp = {Tue, 21 May 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-1902-02343.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jolpe/AhmadNBST18,
author = {Mohamad El Ahmad and
Mohamad Najem and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {PoETE: {A} Method to Design Temperature-Aware Integrated Systems},
journal = {J. Low Power Electron.},
volume = {14},
number = {1},
pages = {1--7},
year = {2018},
url = {https://doi.org/10.1166/jolpe.2018.1545},
doi = {10.1166/JOLPE.2018.1545},
timestamp = {Fri, 22 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/jolpe/AhmadNBST18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/EffiongSG18,
author = {Charles Effiong and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
title = {Exploration of a scalable and power-efficient asynchronous Network-on-Chip
with dynamic resource allocation},
journal = {Microprocess. Microsystems},
volume = {60},
pages = {173--184},
year = {2018},
url = {https://doi.org/10.1016/j.micpro.2018.05.003},
doi = {10.1016/J.MICPRO.2018.05.003},
timestamp = {Sat, 22 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/mam/EffiongSG18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/arcs/PeneauNBTSG18,
author = {Pierre{-}Yves P{\'{e}}neau and
David Novo and
Florent Bruguier and
Lionel Torres and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
editor = {Mladen Berekovic and
Rainer Buchty and
Heiko Hamann and
Dirk Koch and
Thilo Pionteck},
title = {Improving the Performance of {STT-MRAM} {LLC} Through Enhanced Cache
Replacement Policy},
booktitle = {Architecture of Computing Systems - {ARCS} 2018 - 31st International
Conference, Braunschweig, Germany, April 9-12, 2018, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {10793},
pages = {168--180},
publisher = {Springer},
year = {2018},
url = {https://doi.org/10.1007/978-3-319-77610-1\_13},
doi = {10.1007/978-3-319-77610-1\_13},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/arcs/PeneauNBTSG18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/TahooriNBSMMTBG18,
author = {Mehdi Baradaran Tahoori and
Sarath Mohanachandran Nair and
Rajendra Bishnoi and
Sophiane Senni and
Jad Mohdad and
Fr{\'{e}}d{\'{e}}rick Mailly and
Lionel Torres and
Pascal Benoit and
Abdoulaye Gamati{\'{e}} and
Pascal Nouet and
Frederic Ouattara and
Gilles Sassatelli and
Kotb Jabeur and
Pierre Vanhauwaert and
A. Atitoaie and
I. Firastrau and
Gregory di Pendina and
Guillaume Prenat},
editor = {Jan Madsen and
Ayse K. Coskun},
title = {Using multifunctional standardized stack as universal spintronic technology
for IoT},
booktitle = {2018 Design, Automation {\&} Test in Europe Conference {\&}
Exhibition, {DATE} 2018, Dresden, Germany, March 19-23, 2018},
pages = {931--936},
publisher = {{IEEE}},
year = {2018},
url = {https://doi.org/10.23919/DATE.2018.8342143},
doi = {10.23919/DATE.2018.8342143},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/date/TahooriNBSMMTBG18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/NovoNBGS18,
author = {David Novo and
Alejandro Nocua and
Florent Bruguier and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli},
editor = {Sma{\"{\i}}l Niar and
Mazen A. R. Saghir},
title = {Evaluation of Heterogeneous Multicore Cluster Architectures Designed
for Mobile Computing},
booktitle = {13th International Symposium on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2018, Lille, France, July 9-11, 2018},
pages = {1--8},
publisher = {{IEEE}},
year = {2018},
url = {https://doi.org/10.1109/ReCoSoC.2018.8449376},
doi = {10.1109/RECOSOC.2018.8449376},
timestamp = {Wed, 16 Oct 2019 14:14:56 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/NovoNBGS18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/NajemABST17,
author = {Mohamad Najem and
Mohamad El Ahmad and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {Fine-grained monitoring for self-aware embedded systems},
journal = {Microprocess. Microsystems},
volume = {48},
pages = {3--10},
year = {2017},
url = {https://doi.org/10.1016/j.micpro.2016.09.004},
doi = {10.1016/J.MICPRO.2016.09.004},
timestamp = {Sat, 22 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/mam/NajemABST17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcad/NajemBAST17,
author = {Mohamad Najem and
Pascal Benoit and
Mohamad El Ahmad and
Gilles Sassatelli and
Lionel Torres},
title = {A Design-Time Method for Building Cost-Effective Run-Time Power Monitoring},
journal = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},
volume = {36},
number = {7},
pages = {1153--1166},
year = {2017},
url = {https://doi.org/10.1109/TCAD.2016.2614347},
doi = {10.1109/TCAD.2016.2614347},
timestamp = {Thu, 24 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tcad/NajemBAST17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/SenniDCPTGBS17,
author = {Sophiane Senni and
Thibaud Delobelle and
Odilia Coi and
Pierre{-}Yves Peneau and
Lionel Torres and
Abdoulaye Gamati{\'{e}} and
Pascal Benoit and
Gilles Sassatelli},
editor = {David Atienza and
Giorgio Di Natale},
title = {Embedded systems to high performance computing using {STT-MRAM}},
booktitle = {Design, Automation {\&} Test in Europe Conference {\&} Exhibition,
{DATE} 2017, Lausanne, Switzerland, March 27-31, 2017},
pages = {536--541},
publisher = {{IEEE}},
year = {2017},
url = {https://doi.org/10.23919/DATE.2017.7927046},
doi = {10.23919/DATE.2017.7927046},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/date/SenniDCPTGBS17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dsd/EffiongSG17,
author = {Charles Effiong and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
editor = {Hana Kub{\'{a}}tov{\'{a}} and
Martin Novotn{\'{y}} and
Amund Skavhaug},
title = {Scalable and Power-Efficient Implementation of an Asynchronous Router
with Buffer Sharing},
booktitle = {Euromicro Conference on Digital System Design, {DSD} 2017, Vienna,
Austria, August 30 - Sept. 1, 2017},
pages = {171--178},
publisher = {{IEEE} Computer Society},
year = {2017},
url = {https://doi.org/10.1109/DSD.2017.55},
doi = {10.1109/DSD.2017.55},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dsd/EffiongSG17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/newcas/EffiongSG17,
author = {Charles Effiong and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
title = {Roundabout: {A} Network-on-Chip router with adaptive buffer sharing},
booktitle = {15th {IEEE} International New Circuits and Systems Conference, {NEWCAS}
2017, Strasbourg, France, June 25-28, 2017},
pages = {65--68},
publisher = {{IEEE}},
year = {2017},
url = {https://doi.org/10.1109/NEWCAS.2017.8010106},
doi = {10.1109/NEWCAS.2017.8010106},
timestamp = {Wed, 16 Oct 2019 14:14:54 +0200},
biburl = {https://dblp.org/rec/conf/newcas/EffiongSG17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/nocs/EffiongSG17,
author = {Charles Effiong and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
editor = {Axel Jantsch and
Hiroki Matsutani and
Zhonghai Lu and
{\"{U}}mit Y. Ogras},
title = {Distributed and Dynamic Shared-Buffer Router for High-Performance
Interconnect},
booktitle = {Proceedings of the Eleventh {IEEE/ACM} International Symposium on
Networks-on-Chip, {NOCS} 2017, Seoul, Republic of Korea, October 19
- 20, 2017},
pages = {2:1--2:8},
publisher = {{ACM}},
year = {2017},
url = {https://doi.org/10.1145/3130218.3130223},
doi = {10.1145/3130218.3130223},
timestamp = {Wed, 11 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/nocs/EffiongSG17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/NocuaBSG17,
author = {Alejandro Nocua and
Florent Bruguier and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
title = {ElasticSimMATE: {A} fast and accurate gem5 trace-driven simulator
for multicore systems},
booktitle = {12th International Symposium on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2017, Madrid, Spain, July 12-14, 2017},
pages = {1--8},
publisher = {{IEEE}},
year = {2017},
url = {https://doi.org/10.1109/ReCoSoC.2017.8016146},
doi = {10.1109/RECOSOC.2017.8016146},
timestamp = {Wed, 16 Oct 2019 14:14:56 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/NocuaBSG17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/esticas/SenniTSGM16,
author = {Sophiane Senni and
Lionel Torres and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}} and
Bruno Mussard},
title = {Exploring {MRAM} Technologies for Energy Efficient Systems-On-Chip},
journal = {{IEEE} J. Emerg. Sel. Topics Circuits Syst.},
volume = {6},
number = {3},
pages = {279--292},
year = {2016},
url = {https://doi.org/10.1109/JETCAS.2016.2547680},
doi = {10.1109/JETCAS.2016.2547680},
timestamp = {Sat, 20 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/esticas/SenniTSGM16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jetc/SenniTSG16,
author = {Sophiane Senni and
Lionel Torres and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}}},
title = {Non-Volatile Processor Based on {MRAM} for Ultra-Low-Power IoT Devices},
journal = {{ACM} J. Emerg. Technol. Comput. Syst.},
volume = {13},
number = {2},
pages = {17:1--17:23},
year = {2016},
url = {https://doi.org/10.1145/3001936},
doi = {10.1145/3001936},
timestamp = {Mon, 08 Jun 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/jetc/SenniTSG16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tc/GaribottiBOGSA16,
author = {Rafael Garibotti and
Anastasiia Butko and
Luciano Ost and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
Chris Adeniyi{-}Jones},
title = {Efficient Embedded Software Migration towards Clusterized Distributed-Memory
Architectures},
journal = {{IEEE} Trans. Computers},
volume = {65},
number = {8},
pages = {2645--2651},
year = {2016},
url = {https://doi.org/10.1109/TC.2015.2485202},
doi = {10.1109/TC.2015.2485202},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tc/GaribottiBOGSA16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hipeac/0003SEUGSZODI16,
author = {Khalid Latif and
Manuel Selva and
Charles Effiong and
Roman Ursu and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
Leonardo Bonet Zordan and
Luciano Ost and
Piotr Dziurzanski and
Leandro Soares Indrusiak},
title = {Design space exploration for complex automotive applications: an engine
control system case study},
booktitle = {Proceedings of the 2016 Workshop on Rapid Simulation and Performance
Evaluation - Methods and Tools, RAPIDO@HiPEAC 2016, Prague, Czech
Republic, January 18, 2016},
pages = {2:1--2:7},
publisher = {{ACM}},
year = {2016},
url = {https://doi.org/10.1145/2852339.2852341},
doi = {10.1145/2852339.2852341},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/hipeac/0003SEUGSZODI16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mcsoc/GamatieUSS16,
author = {Abdoulaye Gamati{\'{e}} and
Roman Ursu and
Manuel Selva and
Gilles Sassatelli},
title = {Performance Prediction of Application Mapping in Manycore Systems
with Artificial Neural Networks},
booktitle = {10th {IEEE} International Symposium on Embedded Multicore/Many-core
Systems-on-Chip, {MCSOC} 2016, Lyon, France, September 21-23, 2016},
pages = {185--192},
publisher = {{IEEE} Computer Society},
year = {2016},
url = {https://doi.org/10.1109/MCSoC.2016.17},
doi = {10.1109/MCSOC.2016.17},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/mcsoc/GamatieUSS16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/mcsoc/ButkoBGSNTR16,
author = {Anastasiia Butko and
Florent Bruguier and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
David Novo and
Lionel Torres and
Michel Robert},
title = {Full-System Simulation of big.LITTLE Multicore Architecture for Performance
and Energy Exploration},
booktitle = {10th {IEEE} International Symposium on Embedded Multicore/Many-core
Systems-on-Chip, {MCSOC} 2016, Lyon, France, September 21-23, 2016},
pages = {201--208},
publisher = {{IEEE} Computer Society},
year = {2016},
url = {https://doi.org/10.1109/MCSoC.2016.20},
doi = {10.1109/MCSOC.2016.20},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/mcsoc/ButkoBGSNTR16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/patmos/PeneauBGRBSTS16,
author = {Pierre{-}Yves Peneau and
Rabab Bouziane and
Abdoulaye Gamati{\'{e}} and
Erven Rohou and
Florent Bruguier and
Gilles Sassatelli and
Lionel Torres and
Sophiane Senni},
title = {Loop optimization in presence of {STT-MRAM} caches: {A} study of performance-energy
tradeoffs},
booktitle = {26th International Workshop on Power and Timing Modeling, Optimization
and Simulation, {PATMOS} 2016, Bremen, Germany, September 21-23, 2016},
pages = {162--169},
publisher = {{IEEE}},
year = {2016},
url = {https://doi.org/10.1109/PATMOS.2016.7833682},
doi = {10.1109/PATMOS.2016.7833682},
timestamp = {Fri, 09 Apr 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/patmos/PeneauBGRBSTS16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/SelvaGNS16,
author = {Manuel Selva and
Abdoulaye Gamati{\'{e}} and
David Novo and
Gilles Sassatelli},
title = {Speed and accuracy dilemma in NoC simulation: What about memory impact?},
booktitle = {11th International Symposium on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2016, Tallinn, Estonia, June 27-29, 2016},
pages = {1--7},
publisher = {{IEEE}},
year = {2016},
url = {https://doi.org/10.1109/ReCoSoC.2016.7533893},
doi = {10.1109/RECOSOC.2016.7533893},
timestamp = {Wed, 16 Oct 2019 14:14:56 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/SelvaGNS16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/UrsuLNSGSKC16,
author = {Roman Ursu and
Khalid Latif and
David Novo and
Manuel Selva and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
Dmitry Khabi and
Alexey Cheptsov},
title = {A Workflow for Fast Evaluation of Mapping Heuristics Targeting Cloud
Infrastructures},
journal = {CoRR},
volume = {abs/1601.07420},
year = {2016},
url = {http://arxiv.org/abs/1601.07420},
eprinttype = {arXiv},
eprint = {1601.07420},
timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/UrsuLNSGSKC16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/aspdac/ButkoGOLGSA15,
author = {Anastasiia Butko and
Rafael Garibotti and
Luciano Ost and
Vianney Lapotre and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
Chris Adeniyi{-}Jones},
title = {A trace-driven approach for fast and accurate simulation of manycore
architectures},
booktitle = {The 20th Asia and South Pacific Design Automation Conference, {ASP-DAC}
2015, Chiba, Japan, January 19-22, 2015},
pages = {707--712},
publisher = {{IEEE}},
year = {2015},
url = {https://doi.org/10.1109/ASPDAC.2015.7059093},
doi = {10.1109/ASPDAC.2015.7059093},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/aspdac/ButkoGOLGSA15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/SenniBTSGM15,
author = {Sophiane Senni and
Raphael Martins Brum and
Lionel Torres and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}} and
Bruno Mussard},
editor = {Wolfgang Nebel and
David Atienza},
title = {Potential applications based on {NVM} emerging technologies},
booktitle = {Proceedings of the 2015 Design, Automation {\&} Test in Europe
Conference {\&} Exhibition, {DATE} 2015, Grenoble, France, March
9-13, 2015},
pages = {1012--1017},
publisher = {{ACM}},
year = {2015},
url = {http://dl.acm.org/citation.cfm?id=2757049},
timestamp = {Mon, 09 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/date/SenniBTSGM15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isqed/MandelliOSM15,
author = {Marcelo Mandelli and
Luciano Ost and
Gilles Sassatelli and
Fernando Gehm Moraes},
title = {Trading-off system load and communication in mapping heuristics for
improving NoC-based MPSoCs reliability},
booktitle = {Sixteenth International Symposium on Quality Electronic Design, {ISQED}
2015, Santa Clara, CA, USA, March 2-4, 2015},
pages = {392--396},
publisher = {{IEEE}},
year = {2015},
url = {https://doi.org/10.1109/ISQED.2015.7085457},
doi = {10.1109/ISQED.2015.7085457},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isqed/MandelliOSM15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/SenniTSGM15,
author = {Sophiane Senni and
Lionel Torres and
Gilles Sassatelli and
Abdoulaye Gamati{\'{e}} and
Bruno Mussard},
title = {Emerging Non-volatile Memory Technologies Exploration Flow for Processor
Architecture},
booktitle = {2015 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2015,
Montpellier, France, July 8-10, 2015},
pages = {460},
publisher = {{IEEE} Computer Society},
year = {2015},
url = {https://doi.org/10.1109/ISVLSI.2015.126},
doi = {10.1109/ISVLSI.2015.126},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/SenniTSGM15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/ButkoGSTR15,
author = {Anastasiia Butko and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
Lionel Torres and
Michel Robert},
title = {Design Exploration for next Generation High-Performance Manycore On-chip
Systems: Application to big.LITTLE Architectures},
booktitle = {2015 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2015,
Montpellier, France, July 8-10, 2015},
pages = {551--556},
publisher = {{IEEE} Computer Society},
year = {2015},
url = {https://doi.org/10.1109/ISVLSI.2015.28},
doi = {10.1109/ISVLSI.2015.28},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/ButkoGSTR15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/EffiongLGSTL15,
author = {Charles Effiong and
Vianney Lapotre and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
Aida Todri{-}Sanial and
Khalid Latif},
title = {On the Performance Exploration of 3D NoCs with Resistive-Open TSVs},
booktitle = {2015 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2015,
Montpellier, France, July 8-10, 2015},
pages = {579--584},
publisher = {{IEEE} Computer Society},
year = {2015},
url = {https://doi.org/10.1109/ISVLSI.2015.49},
doi = {10.1109/ISVLSI.2015.49},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/EffiongLGSTL15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/norchip/AhmadNBST15,
author = {Mohamad El Ahmad and
Mohamad Najem and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {Adaptive Power monitoring for self-aware embedded systems},
booktitle = {Nordic Circuits and Systems Conference, {NORCAS} 2015: {NORCHIP} {\&}
International Symposium on System-on-Chip (SoC), Oslo, Norway, October
26-28, 2015},
pages = {1--4},
publisher = {{IEEE}},
year = {2015},
url = {https://doi.org/10.1109/NORCHIP.2015.7364364},
doi = {10.1109/NORCHIP.2015.7364364},
timestamp = {Wed, 16 Oct 2019 14:14:56 +0200},
biburl = {https://dblp.org/rec/conf/norchip/AhmadNBST15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/sbcci/MandelliCSOM15,
author = {Marcelo Mandelli and
Guilherme M. Castilhos and
Gilles Sassatelli and
Luciano Ost and
Fernando Gehm Moraes},
editor = {Robson Nunes de Lima and
Ana Isabela Ara{\'{u}}jo Cunha and
Calvin Plett and
Wagner Luiz Alves de Oliveira},
title = {A Distributed Energy-aware Task Mapping to Achieve Thermal Balancing
and Improve Reliability of Many-core Systems},
booktitle = {Proceedings of the 28th Symposium on Integrated Circuits and Systems
Design, {SBCCI} 2015, Salvador, Brazil, August 31 - September 4, 2015},
pages = {13:1--13:7},
publisher = {{ACM}},
year = {2015},
url = {https://doi.org/10.1145/2800986.2800992},
doi = {10.1145/2800986.2800992},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/sbcci/MandelliCSOM15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/NajemBBST14,
author = {Mohamad Najem and
Pascal Benoit and
Florent Bruguier and
Gilles Sassatelli and
Lionel Torres},
title = {Method for dynamic power monitoring on FPGAs},
booktitle = {24th International Conference on Field Programmable Logic and Applications,
{FPL} 2014, Munich, Germany, 2-4 September, 2014},
pages = {1--6},
publisher = {{IEEE}},
year = {2014},
url = {https://doi.org/10.1109/FPL.2014.6927457},
doi = {10.1109/FPL.2014.6927457},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/fpl/NajemBBST14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/SenniTSBM14,
author = {Sophiane Senni and
Lionel Torres and
Gilles Sassatelli and
Anastasiia Butko and
Bruno Mussard},
title = {Exploration of Magnetic {RAM} Based Memory Hierarchy for Multicore
Architecture},
booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2014, Tampa,
FL, USA, July 9-11, 2014},
pages = {248--251},
publisher = {{IEEE} Computer Society},
year = {2014},
url = {https://doi.org/10.1109/ISVLSI.2014.29},
doi = {10.1109/ISVLSI.2014.29},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/SenniTSBM14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/newcas/KologeskiKLGST14,
author = {Anelise Kologeski and
Fernanda Lima Kastensmidt and
Vianney Lapotre and
Abdoulaye Gamati{\'{e}} and
Gilles Sassatelli and
Aida Todri{-}Sanial},
title = {Performance exploration of partially connected 3D NoCs under manufacturing
variability},
booktitle = {{IEEE} 12th International New Circuits and Systems Conference, {NEWCAS}
2014, Trois-Rivieres, QC, Canada, June 22-25, 2014},
pages = {61--64},
publisher = {{IEEE}},
year = {2014},
url = {https://doi.org/10.1109/NEWCAS.2014.6933985},
doi = {10.1109/NEWCAS.2014.6933985},
timestamp = {Fri, 27 Dec 2019 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/newcas/KologeskiKLGST14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/SenniTSBM14,
author = {Sophiane Senni and
Lionel Torres and
Gilles Sassatelli and
Anastasiia Butko and
Bruno Mussard},
title = {Power efficient Thermally Assisted Switching Magnetic memory based
memory systems},
booktitle = {9th International Symposium on Reconfigurable and Communication-Centric
Systems-on-Chip, ReCoSoC 2014, Montpellier, France, May 26-28, 2014},
pages = {1--6},
publisher = {{IEEE}},
year = {2014},
url = {https://doi.org/10.1109/ReCoSoC.2014.6861357},
doi = {10.1109/RECOSOC.2014.6861357},
timestamp = {Wed, 16 Oct 2019 14:14:56 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/SenniTSBM14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tecs/OstMAMISBGRM13,
author = {Luciano Ost and
Marcelo Mandelli and
Gabriel Marchesan Almeida and
Leandro M{\"{o}}ller and
Leandro Soares Indrusiak and
Gilles Sassatelli and
Pascal Benoit and
Manfred Glesner and
Michel Robert and
Fernando Moraes},
title = {Power-aware dynamic mapping heuristics for NoC-based MPSoCs using
a unified model-based approach},
journal = {{ACM} Trans. Embed. Comput. Syst.},
volume = {12},
number = {3},
pages = {75:1--75:22},
year = {2013},
url = {https://doi.org/10.1145/2442116.2442125},
doi = {10.1145/2442116.2442125},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tecs/OstMAMISBGRM13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/GaribottiOBkASR13,
author = {Rafael Garibotti and
Luciano Ost and
R{\'{e}}mi Busseuil and
Mamady kourouma and
Chris Adeniyi{-}Jones and
Gilles Sassatelli and
Michel Robert},
title = {Simultaneous multithreading support in embedded distributed memory
MPSoCs},
booktitle = {The 50th Annual Design Automation Conference 2013, {DAC} '13, Austin,
TX, USA, May 29 - June 07, 2013},
pages = {83:1--83:7},
publisher = {{ACM}},
year = {2013},
url = {https://doi.org/10.1145/2463209.2488836},
doi = {10.1145/2463209.2488836},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/dac/GaribottiOBkASR13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/icecsys/MandelliROSM13,
author = {Marcelo Mandelli and
Felipe Rosa and
Luciano Ost and
Gilles Sassatelli and
Fernando Gehm Moraes},
title = {Multi-level MPSoC modeling for reducing software development cycle},
booktitle = {20th {IEEE} International Conference on Electronics, Circuits, and
Systems, {ICECS} 2013, Abu Dhabi, UAE, December 8-11, 2013},
pages = {489--492},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/ICECS.2013.6815460},
doi = {10.1109/ICECS.2013.6815460},
timestamp = {Thu, 13 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/icecsys/MandelliROSM13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/icecsys/RosaORS13,
author = {Felipe Rosa and
Luciano Ost and
Ricardo Reis and
Gilles Sassatelli},
title = {Instruction-driven timing {CPU} model for efficient embedded software
development using {OVP}},
booktitle = {20th {IEEE} International Conference on Electronics, Circuits, and
Systems, {ICECS} 2013, Abu Dhabi, UAE, December 8-11, 2013},
pages = {855--858},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/ICECS.2013.6815549},
doi = {10.1109/ICECS.2013.6815549},
timestamp = {Thu, 13 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/icecsys/RosaORS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/TorresBCS13,
author = {Lionel Torres and
Raphael Martins Brum and
Luis Vit{\'{o}}rio Cargnini and
Gilles Sassatelli},
title = {Trends on the application of emerging nonvolatile memory to processors
and programmable devices},
booktitle = {2013 {IEEE} International Symposium on Circuits and Systems (ISCAS2013),
Beijing, China, May 19-23, 2013},
pages = {101--104},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/ISCAS.2013.6571792},
doi = {10.1109/ISCAS.2013.6571792},
timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
biburl = {https://dblp.org/rec/conf/iscas/TorresBCS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/KastensmidtRIS13,
author = {Fernanda Lima Kastensmidt and
Ricardo Reis and
Leandro Soares Indrusiak and
Gilles Sassatelli},
title = {Message from the general and program chairs},
booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2013, Natal,
Brazil, August 5-7, 2013},
publisher = {{IEEE} Computer Socity},
year = {2013},
url = {https://doi.org/10.1109/ISVLSI.2013.6654643},
doi = {10.1109/ISVLSI.2013.6654643},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/KastensmidtRIS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/newcas/TorresBGSC13,
author = {Lionel Torres and
Raphael Martins Brum and
Yoann Guillemenet and
Gilles Sassatelli and
Luis Vit{\'{o}}rio Cargnini},
title = {Evaluation of hybrid {MRAM/CMOS} cells for reconfigurable computing},
booktitle = {{IEEE} 11th International New Circuits and Systems Conference, {NEWCAS}
2013, Paris, France, June 16-19, 2013},
pages = {1--6},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/NEWCAS.2013.6573676},
doi = {10.1109/NEWCAS.2013.6573676},
timestamp = {Wed, 16 Oct 2019 14:14:54 +0200},
biburl = {https://dblp.org/rec/conf/newcas/TorresBGSC13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijdsn/BrousseGSGGR12,
author = {Olivier Brousse and
J{\'{e}}r{\'{e}}mie Guillot and
Gilles Sassatelli and
Thierry Gil and
Fran{\c{c}}ois Grize and
Michel Robert},
title = {A Mobile Computing Framework for Pervasive Adaptive Platforms},
journal = {Int. J. Distributed Sens. Networks},
volume = {8},
year = {2012},
url = {https://doi.org/10.1155/2012/193864},
doi = {10.1155/2012/193864},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ijdsn/BrousseGSGGR12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/trets/OstVIMAWMS12,
author = {Luciano Ost and
Sameer Varyani and
Leandro Soares Indrusiak and
Marcelo Mandelli and
Gabriel Marchesan Almeida and
Eduardo W{\"{a}}chter and
Fernando Moraes and
Gilles Sassatelli},
title = {Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization},
journal = {{ACM} Trans. Reconfigurable Technol. Syst.},
volume = {5},
number = {3},
pages = {17:1--17:11},
year = {2012},
url = {https://doi.org/10.1145/2362374.2362381},
doi = {10.1145/2362374.2362381},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/trets/OstVIMAWMS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fccm/BusseuilOGSR12,
author = {R{\'{e}}mi Busseuil and
Luciano Ost and
Rafael Garibotti and
Gilles Sassatelli and
Michel Robert},
title = {Remote Execution in Distributed Memory MPSoC},
booktitle = {2012 {IEEE} 20th Annual International Symposium on Field-Programmable
Custom Computing Machines, {FCCM} 2012, 29 April - 1 May 2012, Toronto,
Ontario, Canada},
pages = {121--124},
publisher = {{IEEE} Computer Society},
year = {2012},
url = {https://doi.org/10.1109/FCCM.2012.30},
doi = {10.1109/FCCM.2012.30},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fccm/BusseuilOGSR12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/ButkoGOS12,
author = {Anastasiia Butko and
Rafael Garibotti and
Luciano Ost and
Gilles Sassatelli},
editor = {Leandro Soares Indrusiak and
Guy Gogniat and
Nikolaos S. Voros},
title = {Accuracy evaluation of {GEM5} simulator system},
booktitle = {7th International Workshop on Reconfigurable and Communication-Centric
Systems-on-Chip (ReCoSoC), York, United Kingdom, July 9-11, 2012},
pages = {1--7},
publisher = {{IEEE}},
year = {2012},
url = {https://doi.org/10.1109/ReCoSoC.2012.6322869},
doi = {10.1109/RECOSOC.2012.6322869},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/ButkoGOS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/esl/AlmeidaBOBSBTR11,
author = {Gabriel Marchesan Almeida and
R{\'{e}}mi Busseuil and
Luciano Ost and
Florent Bruguier and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres and
Michel Robert},
title = {{PI} and {PID} Regulation Approaches for Performance-Constrained Adaptive
Multiprocessor System-on-Chip},
journal = {{IEEE} Embed. Syst. Lett.},
volume = {3},
number = {3},
pages = {77--80},
year = {2011},
url = {https://doi.org/10.1109/LES.2011.2166373},
doi = {10.1109/LES.2011.2166373},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/esl/AlmeidaBOBSBTR11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijrc/HubnerBLS11,
author = {Michael H{\"{u}}bner and
J{\"{u}}rgen Becker and
Lo{\"{\i}}c Lagadec and
Gilles Sassatelli},
title = {Selected Papers from the International Workshop on Reconfigurable
Communication-Centric Systems on Chips (ReCoSoC' 2010)},
journal = {Int. J. Reconfigurable Comput.},
volume = {2011},
pages = {865402:1},
year = {2011},
url = {https://doi.org/10.1155/2011/865402},
doi = {10.1155/2011/865402},
timestamp = {Wed, 28 Apr 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ijrc/HubnerBLS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/CararaASM11,
author = {Everton Carara and
Gabriel Marchesan Almeida and
Gilles Sassatelli and
Fernando Gehm Moraes},
title = {Achieving composability in NoC-based MPSoCs through QoS management
at software level},
booktitle = {Design, Automation and Test in Europe, {DATE} 2011, Grenoble, France,
March 14-18, 2011},
pages = {407--412},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/DATE.2011.5763071},
doi = {10.1109/DATE.2011.5763071},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/CararaASM11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/ZhaoTGCLKRSC11,
author = {Weisheng Zhao and
Lionel Torres and
Yoann Guillemenet and
Luis Vit{\'{o}}rio Cargnini and
Yahya Lakys and
Jacques{-}Olivier Klein and
Dafine Ravelosona and
Gilles Sassatelli and
Claude Chappert},
editor = {David Atienza and
Yuan Xie and
Jos{\'{e}} L. Ayala and
Ken S. Stevens},
title = {Design of {MRAM} based logic circuits and its applications},
booktitle = {Proceedings of the 21st {ACM} Great Lakes Symposium on {VLSI} 2010,
Lausanne, Switzerland, May 2-6, 2011},
pages = {431--436},
publisher = {{ACM}},
year = {2011},
url = {https://doi.org/10.1145/1973009.1973104},
doi = {10.1145/1973009.1973104},
timestamp = {Thu, 14 Oct 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/glvlsi/ZhaoTGCLKRSC11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/RothASOHSBTB11,
author = {Christoph Roth and
Gabriel Marchesan Almeida and
Oliver Sander and
Luciano Ost and
Nicolas Hebert and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres and
J{\"{u}}rgen Becker},
title = {Modular Framework for Multi-level Multi-device MPSoC Simulation},
booktitle = {25th {IEEE} International Symposium on Parallel and Distributed Processing,
{IPDPS} 2011, Anchorage, Alaska, USA, 16-20 May 2011 - Workshop Proceedings},
pages = {136--142},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/IPDPS.2011.134},
doi = {10.1109/IPDPS.2011.134},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/RothASOHSBTB11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/AlmeidaBCHVSBTM11,
author = {Gabriel Marchesan Almeida and
R{\'{e}}mi Busseuil and
Everton Alceu Carara and
Nicolas Hebert and
Sameer Varyani and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres and
Fernando Gehm Moraes},
title = {Predictive Dynamic Frequency Scaling for Multi-Processor Systems-on-Chip},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2011), May
15-19 2011, Rio de Janeiro, Brazil},
pages = {1500--1503},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/ISCAS.2011.5937859},
doi = {10.1109/ISCAS.2011.5937859},
timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
biburl = {https://dblp.org/rec/conf/iscas/AlmeidaBCHVSBTM11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/HebertABST11,
author = {Nicolas Hebert and
Gabriel Marchesan Almeida and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {Evaluation of a distributed fault handler method for MPSoC},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2011), May
15-19 2011, Rio de Janeiro, Brazil},
pages = {2329--2332},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/ISCAS.2011.5938069},
doi = {10.1109/ISCAS.2011.5938069},
timestamp = {Fri, 26 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iscas/HebertABST11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/reconfig/BusseuilBAOBSBRT11,
author = {R{\'{e}}mi Busseuil and
Lyonel Barthe and
Gabriel Marchesan Almeida and
Luciano Ost and
Florent Bruguier and
Gilles Sassatelli and
Pascal Benoit and
Michel Robert and
Lionel Torres},
editor = {Peter M. Athanas and
J{\"{u}}rgen Becker and
Ren{\'{e}} Cumplido},
title = {Open-Scale: {A} Scalable, Open-Source NOC-based MPSoC for Design Space
Exploration},
booktitle = {2011 International Conference on Reconfigurable Computing and FPGAs,
ReConFig 2011, Cancun, Mexico, November 30 - December 2, 2011},
pages = {357--362},
publisher = {{IEEE} Computer Society},
year = {2011},
url = {https://doi.org/10.1109/ReConFig.2011.66},
doi = {10.1109/RECONFIG.2011.66},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/reconfig/BusseuilBAOBSBRT11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/OstAMWVSIRM11,
author = {Luciano Ost and
Gabriel Marchesan Almeida and
Marcelo Mandelli and
Eduardo W{\"{a}}chter and
Sameer Varyani and
Gilles Sassatelli and
Leandro Soares Indrusiak and
Michel Robert and
Fernando Moraes},
title = {Exploring heterogeneous NoC-based MPSoCs: From {FPGA} to high-level
modeling},
booktitle = {Proceedings of the 6th International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2011, Montpellier, France, 20-22 June, 2011},
pages = {1--8},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/ReCoSoC.2011.5981517},
doi = {10.1109/RECOSOC.2011.5981517},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/OstAMWVSIRM11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/sbcci/OstMAIMGSRM11,
author = {Luciano Ost and
Marcelo Mandelli and
Gabriel Marchesan Almeida and
Leandro Soares Indrusiak and
Leandro M{\"{o}}ller and
Manfred Glesner and
Gilles Sassatelli and
Michel Robert and
Fernando Moraes},
editor = {Antonio Carlos Cavalcanti and
Elmar U. K. Melcher and
J{\"{u}}rgen Becker},
title = {Exploring dynamic mapping impact on NoC-based MPSoCs performance using
a model-based framework},
booktitle = {24th Symposium on Integrated Circuits and Systems Design, {SBCCI}
'11, Jo{\~{a}}o Pessoa, Brazil, August 30 - September 2, 2011},
pages = {185--190},
publisher = {{ACM}},
year = {2011},
url = {https://doi.org/10.1145/2020876.2020919},
doi = {10.1145/2020876.2020919},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/sbcci/OstMAIMGSRM11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/ZhaoTCBZGSLKERC11,
author = {Weisheng Zhao and
Lionel Torres and
Luis Vit{\'{o}}rio Cargnini and
Raphael Martins Brum and
Yue Zhang and
Yoann Guillemenet and
Gilles Sassatelli and
Yahya Lakys and
Jacques{-}Olivier Klein and
Daniel Etiemble and
Dafine Ravelosona and
Claude Chappert},
editor = {Salvador Mir and
Chi{-}Ying Tsui and
Ricardo Reis and
Oliver C. S. Choy},
title = {High Performance SoC Design Using Magnetic Logic and Memory},
booktitle = {VLSI-SoC: Advanced Research for Systems on Chip - 19th {IFIP} {WG}
10.5/IEEE International Conference on Very Large Scale Integration,
VLSI-SoC 2011, Hong Kong, China, October 3-5, 2011, Revised Selected
Papers},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {379},
pages = {10--33},
publisher = {Springer},
year = {2011},
url = {https://doi.org/10.1007/978-3-642-32770-4\_2},
doi = {10.1007/978-3-642-32770-4\_2},
timestamp = {Thu, 14 Oct 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/ZhaoTCBZGSLKERC11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/ZhaoZLKERCTCBGS11,
author = {Weisheng Zhao and
Yue Zhang and
Yahya Lakys and
Jacques{-}Olivier Klein and
Daniel Etiemble and
D. Revelosona and
Claude Chappert and
Lionel Torres and
Luis Vit{\'{o}}rio Cargnini and
Raphael Martins Brum and
Yoann Guillemenet and
Gilles Sassatelli},
title = {Embedded {MRAM} for high-speed computing},
booktitle = {{IEEE/IFIP} 19th International Conference on {VLSI} and System-on-Chip,
VLSI-SoC 2011, Kowloon, Hong Kong, China, October 3-5, 2011},
pages = {37--42},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/VLSISoC.2011.6081627},
doi = {10.1109/VLSISOC.2011.6081627},
timestamp = {Thu, 14 Oct 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/ZhaoZLKERCTCBGS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@incollection{DBLP:books/sp/hubner2011/TorresBSRCP11,
author = {Lionel Torres and
Pascal Benoit and
Gilles Sassatelli and
Michel Robert and
Fabien Clermidy and
Diego Puschini},
editor = {Michael H{\"{u}}bner and
J{\"{u}}rgen Becker},
title = {An Introduction to Multi-Core System on Chip - Trends and Challenges},
booktitle = {Multiprocessor System-on-Chip - Hardware Design and Tool Integration},
pages = {1--21},
publisher = {Springer},
year = {2011},
url = {https://doi.org/10.1007/978-1-4419-6460-1\_1},
doi = {10.1007/978-1-4419-6460-1\_1},
timestamp = {Wed, 28 Apr 2021 16:06:52 +0200},
biburl = {https://dblp.org/rec/books/sp/hubner2011/TorresBSRCP11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/iet-cdt/GuillemenetTS10,
author = {Yoann Guillemenet and
Lionel Torres and
Gilles Sassatelli},
title = {Non-volatile run-time field-programmable gate arrays structures using
thermally assisted switching magnetic random access memories},
journal = {{IET} Comput. Digit. Tech.},
volume = {4},
number = {3},
pages = {211--226},
year = {2010},
url = {https://doi.org/10.1049/iet-cdt.2009.0019},
doi = {10.1049/IET-CDT.2009.0019},
timestamp = {Tue, 14 Jul 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/iet-cdt/GuillemenetTS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijes/BenoitTSRS10,
author = {Pascal Benoit and
Lionel Torres and
Gilles Sassatelli and
Michel Robert and
Nicolas Saint{-}Jean},
title = {Run-time mapping for dynamic reconfiguration management in embedded
systems},
journal = {Int. J. Embed. Syst.},
volume = {4},
number = {3/4},
pages = {276--291},
year = {2010},
url = {https://doi.org/10.1504/IJES.2010.039031},
doi = {10.1504/IJES.2010.039031},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ijes/BenoitTSRS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jolpe/MansouriBPTCS10,
author = {Imen Mansouri and
Pascal Benoit and
Diego Puschini and
Lionel Torres and
Fabien Clermidy and
Gilles Sassatelli},
title = {Dynamic Energy Optimization in Network-on-Chip-Based System-on-Chips},
journal = {J. Low Power Electron.},
volume = {6},
number = {4},
pages = {564--577},
year = {2010},
url = {https://doi.org/10.1166/jolpe.2010.1106},
doi = {10.1166/JOLPE.2010.1106},
timestamp = {Fri, 22 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/jolpe/MansouriBPTCS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcos/ElbazTSGBM10,
author = {Reouven Elbaz and
Lionel Torres and
Gilles Sassatelli and
Pierre Guillemin and
Michel Bardouillet and
Albert Martinez},
title = {Block-Level Added Redundancy Explicit Authentication for Parallelized
Encryption and Integrity Checking of Processor-Memory Transactions},
journal = {Trans. Comput. Sci.},
volume = {10},
pages = {231--260},
year = {2010},
url = {https://doi.org/10.1007/978-3-642-17499-5\_10},
doi = {10.1007/978-3-642-17499-5\_10},
timestamp = {Fri, 06 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tcos/ElbazTSGBM10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ats/HebertBST10,
author = {Nicolas Hebert and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {D-Scale: {A} Scalable System-Level Dependable Method for MPSoCs},
booktitle = {Proceedings of the 19th {IEEE} Asian Test Symposium, {ATS} 2010, 1-4
December 2010, Shanghai, China},
pages = {198--205},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/ATS.2010.43},
doi = {10.1109/ATS.2010.43},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ats/HebertBST10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dasip/FaureABBCPST10,
author = {Etienne Faure and
Gabriel Marchesan Almeida and
Mounir Benabdenbi and
Pascal Benoit and
Fabien Clermidy and
Fran{\c{c}}ois P{\^{e}}cheux and
Gilles Sassatelli and
Lionel Torres},
title = {An in-memory monitoring database for self adaptive MP\({}^{\mbox{2}}\)SoCs},
booktitle = {Proceedings of the 2010 Conference on Design {\&} Architectures
for Signal {\&} Image Processing, {DASIP} 2010, Edinburgh, Scotland,
UK, October 26-28, 2010, Electronic Chips {\&} Systems design
Initiative, {ECSI}},
pages = {97--104},
publisher = {{IEEE}},
year = {2010},
url = {https://doi.org/10.1109/DASIP.2010.5706252},
doi = {10.1109/DASIP.2010.5706252},
timestamp = {Wed, 16 Oct 2019 14:14:55 +0200},
biburl = {https://dblp.org/rec/conf/dasip/FaureABBCPST10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/JalierLJSBT10,
author = {Camille Jalier and
Didier Lattard and
Ahmed Amine Jerraya and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres},
editor = {Giovanni De Micheli and
Bashir M. Al{-}Hashimi and
Wolfgang M{\"{u}}ller and
Enrico Macii},
title = {Heterogeneous vs homogeneous MPSoC approaches for a Mobile {LTE} modem},
booktitle = {Design, Automation and Test in Europe, {DATE} 2010, Dresden, Germany,
March 8-12, 2010},
pages = {184--189},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/DATE.2010.5457213},
doi = {10.1109/DATE.2010.5457213},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/date/JalierLJSBT10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/AhmedSTR10,
author = {Syed Zahid Ahmed and
Gilles Sassatelli and
Lionel Torres and
Laurent Rouge},
title = {Survey of New Trends in Industry for Programmable Hardware: FPGAs,
MPPAs, MPSoCs, Structured ASICs, eFPGAs and New Wave of Innovation
in FPGAs},
booktitle = {International Conference on Field Programmable Logic and Applications,
{FPL} 2010, August 31 2010 - September 2, 2010, Milano, Italy},
pages = {291--297},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/FPL.2010.66},
doi = {10.1109/FPL.2010.66},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpl/AhmedSTR10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/JalierLSBT10,
author = {Camille Jalier and
Didier Lattard and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres},
title = {Flexible and distributed real-time control on a 4G telecom MPSoC},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2010), May
30 - June 2, 2010, Paris, France},
pages = {3961--3964},
publisher = {{IEEE}},
year = {2010},
url = {https://doi.org/10.1109/ISCAS.2010.5537660},
doi = {10.1109/ISCAS.2010.5537660},
timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
biburl = {https://dblp.org/rec/conf/iscas/JalierLSBT10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/JalierLSBT10,
author = {Camille Jalier and
Didier Lattard and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres},
title = {A Homogeneous MPSoC with Dynamic Task Mapping for Software Defined
Radio},
booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2010, 5-7
July 2010, Lixouri Kefalonia, Greece},
pages = {345--350},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/ISVLSI.2010.110},
doi = {10.1109/ISVLSI.2010.110},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/JalierLSBT10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/reconfig/CargniniGTS10,
author = {Luis Vit{\'{o}}rio Cargnini and
Yoann Guillemenet and
Lionel Torres and
Gilles Sassatelli},
editor = {Viktor K. Prasanna and
J{\"{u}}rgen Becker and
Ren{\'{e}} Cumplido},
title = {Improving the Reliability of a {FPGA} Using Fault-Tolerance Mechanism
Based on Magnetic Memory {(MRAM)}},
booktitle = {ReConFig'10: 2010 International Conference on Reconfigurable Computing
and FPGAs, Cancun, Quintana Roo, Mexico, 13-15 December 2010, Proceedings},
pages = {150--155},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/ReConFig.2010.10},
doi = {10.1109/RECONFIG.2010.10},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/reconfig/CargniniGTS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/reconfig/HebertABST10,
author = {Nicolas Hebert and
Gabriel Marchesan Almeida and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
editor = {Viktor K. Prasanna and
J{\"{u}}rgen Becker and
Ren{\'{e}} Cumplido},
title = {A Cost-Effective Solution to Increase System Reliability and Maintain
Global Performance under Unreliable Silicon in MPSoC},
booktitle = {ReConFig'10: 2010 International Conference on Reconfigurable Computing
and FPGAs, Cancun, Quintana Roo, Mexico, 13-15 December 2010, Proceedings},
pages = {346--351},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/ReConFig.2010.43},
doi = {10.1109/RECONFIG.2010.43},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/reconfig/HebertABST10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/reconfig/AlmeidaVBHSBTR10,
author = {Gabriel Marchesan Almeida and
Sameer Varyani and
R{\'{e}}mi Busseuil and
Nicolas Hebert and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres and
Michel Robert},
editor = {Viktor K. Prasanna and
J{\"{u}}rgen Becker and
Ren{\'{e}} Cumplido},
title = {Providing Better Multi-processor Systems-on-Chip Resources Utilization
by Means of Using a Control-Loop Feedback Mechanism},
booktitle = {ReConFig'10: 2010 International Conference on Reconfigurable Computing
and FPGAs, Cancun, Quintana Roo, Mexico, 13-15 December 2010, Proceedings},
pages = {382--387},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/ReConFig.2010.17},
doi = {10.1109/RECONFIG.2010.17},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/reconfig/AlmeidaVBHSBTR10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/BusseuilAVBS10,
author = {R{\'{e}}mi Busseuil and
Gabriel Marchesan Almeida and
Sameer Varyani and
Pascal Benoit and
Gilles Sassatelli},
editor = {Michael H{\"{u}}bner and
Lo{\"{\i}}c Lagadec and
Oliver Sander and
J{\"{u}}rgen Becker},
title = {A Self-adaptive communication protocol allowing fine tuning between
flexibility and performance in Homogeneous MPSoC systems},
booktitle = {Proceedings of the 5th International Workshop on Reconfigurable Communication-centric
Systems on Chip, ReCoSoC 2010, Karlsruhe, Germany, May 17-19, 2010},
series = {{KIT} Scientific Reports},
volume = {7551},
pages = {1--5},
publisher = {{KIT} Scientific Publishing},
year = {2010},
timestamp = {Thu, 29 Apr 2021 08:19:40 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/BusseuilAVBS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/sbcci/AlmeidaVBSBTCM10,
author = {Gabriel Marchesan Almeida and
Sameer Varyani and
R{\'{e}}mi Busseuil and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres and
Everton Carara and
Fernando Gehm Moraes},
editor = {Jo{\~{a}}o Antonio Martino and
Guido Araujo and
Alex Orailoglu and
Felipe Klein},
title = {Evaluating the impact of task migration in multi-processor systems-on-chip},
booktitle = {Proceedings of the 23rd Annual Symposium on Integrated Circuits and
Systems Design, {SBCCI} 2010, S{\~{a}}o Paulo, Brazil, September 6-9,
2010},
pages = {73--78},
publisher = {{ACM}},
year = {2010},
url = {https://doi.org/10.1145/1854153.1854174},
doi = {10.1145/1854153.1854174},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/sbcci/AlmeidaVBSBTCM10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/BusseuilAOVSR10,
author = {R{\'{e}}mi Busseuil and
Gabriel Marchesan Almeida and
Luciano Ost and
Sameer Varyani and
Gilles Sassatelli and
Michel Robert},
editor = {Jos{\'{e}} L. Ayala and
David Atienza Alonso and
Ricardo Reis},
title = {Adaptation Strategies in Multiprocessors System on Chip},
booktitle = {VLSI-SoC: Forward-Looking Trends in {IC} and Systems Design - 18th
{IFIP} {WG} 10.5/IEEE International Conference on Very Large Scale
Integration, VLSI-SoC 2010, Madrid, Spain, September 27-29, 2010,
Revised Selected Papers},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {373},
pages = {233--257},
publisher = {Springer},
year = {2010},
url = {https://doi.org/10.1007/978-3-642-28566-0\_10},
doi = {10.1007/978-3-642-28566-0\_10},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/BusseuilAOVSR10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijrc/AlmeidaSBSVTR09,
author = {Gabriel Marchesan Almeida and
Gilles Sassatelli and
Pascal Benoit and
Nicolas Saint{-}Jean and
Sameer Varyani and
Lionel Torres and
Michel Robert},
title = {An Adaptive Message Passing MPSoC Framework},
journal = {Int. J. Reconfigurable Comput.},
volume = {2009},
pages = {242981:1--242981:20},
year = {2009},
url = {https://doi.org/10.1155/2009/242981},
doi = {10.1155/2009/242981},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ijrc/AlmeidaSBSVTR09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijrc/ZipfSUSBG09,
author = {Peter Zipf and
Gilles Sassatelli and
Nurten Utlu and
Nicolas Saint{-}Jean and
Pascal Benoit and
Manfred Glesner},
title = {A Decentralised Task Mapping Approach for Homogeneous Multiprocessor
Network-On-Chips},
journal = {Int. J. Reconfigurable Comput.},
volume = {2009},
pages = {453970:1--453970:14},
year = {2009},
url = {https://doi.org/10.1155/2009/453970},
doi = {10.1155/2009/453970},
timestamp = {Sat, 30 Sep 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ijrc/ZipfSUSBG09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijrc/HubnerMSZ09,
author = {Michael H{\"{u}}bner and
Juan Manuel Moreno and
Gilles Sassatelli and
Peter Zipf},
title = {Selected Papers from ReCoSoC 2008},
journal = {Int. J. Reconfigurable Comput.},
volume = {2009},
pages = {894059:1--894059:2},
year = {2009},
url = {https://doi.org/10.1155/2009/894059},
doi = {10.1155/2009/894059},
timestamp = {Sat, 30 Sep 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ijrc/HubnerMSZ09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ahs/BrousseGSGRMVS09,
author = {Olivier Brousse and
J{\'{e}}r{\'{e}}mie Guillot and
Gilles Sassatelli and
Thierry Gil and
Michel Robert and
Juan Manuel Moreno and
Alessandro E. P. Villa and
Eduardo Sanchez},
editor = {Martin Suess and
Tughrul Arslan and
Didier Keymeulen and
Adrian Stoica and
Ahmet T. Erdogan and
David Merodio},
title = {A Bio-Inspired Agent Framework for Hardware Accelerated Distributed
Pervasive Applications},
booktitle = {{NASA/ESA} Conference on Adaptive Hardware and Systems, {AHS} 2009,
San Francisco, California, USA, July 29 - August 1, 2009},
pages = {415--422},
publisher = {{IEEE} Computer Society},
year = {2009},
url = {https://doi.org/10.1109/AHS.2009.54},
doi = {10.1109/AHS.2009.54},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ahs/BrousseGSGRMVS09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cec/BrousseGGGSMMVVR09,
author = {Olivier Brousse and
J{\'{e}}r{\'{e}}mie Guillot and
Thierry Gil and
Fran{\c{c}}ois Grize and
Gilles Sassatelli and
Juan Manuel Moreno and
Jordi Madrenas and
Alessandro E. P. Villa and
Henri Volken and
Michel Robert},
title = {JubiTool: Unified design flow for the Perplexus {SIMD} hardware accelerator},
booktitle = {Proceedings of the {IEEE} Congress on Evolutionary Computation, {CEC}
2009, Trondheim, Norway, 18-21 May, 2009},
pages = {2070--2075},
publisher = {{IEEE}},
year = {2009},
url = {https://doi.org/10.1109/CEC.2009.4983196},
doi = {10.1109/CEC.2009.4983196},
timestamp = {Thu, 16 Dec 2021 14:01:55 +0100},
biburl = {https://dblp.org/rec/conf/cec/BrousseGGGSMMVVR09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/AhmedERCST09,
author = {Syed Zahid Ahmed and
Julien Eydoux and
Laurent Rouge and
Jean{-}Baptiste Cuelle and
Gilles Sassatelli and
Lionel Torres},
editor = {Luca Benini and
Giovanni De Micheli and
Bashir M. Al{-}Hashimi and
Wolfgang M{\"{u}}ller},
title = {Exploration of power reduction and performance enhancement in {LEON3}
processor with {ESL} reprogrammable eFPGA in processor pipeline and
as a co-processor},
booktitle = {Design, Automation and Test in Europe, {DATE} 2009, Nice, France,
April 20-24, 2009},
pages = {184--189},
publisher = {{IEEE}},
year = {2009},
url = {https://doi.org/10.1109/DATE.2009.5090655},
doi = {10.1109/DATE.2009.5090655},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/date/AhmedERCST09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/PuschiniCBST09,
author = {Diego Puschini and
Fabien Clermidy and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
editor = {Luca Benini and
Giovanni De Micheli and
Bashir M. Al{-}Hashimi and
Wolfgang M{\"{u}}ller},
title = {Dynamic and distributed frequency assignment for energy and latency
constrained MP-SoC},
booktitle = {Design, Automation and Test in Europe, {DATE} 2009, Nice, France,
April 20-24, 2009},
pages = {1564--1567},
publisher = {{IEEE}},
year = {2009},
url = {https://doi.org/10.1109/DATE.2009.5090912},
doi = {10.1109/DATE.2009.5090912},
timestamp = {Tue, 23 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/date/PuschiniCBST09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ersa/Sassatelli09,
author = {Gilles Sassatelli},
editor = {Toomas P. Plaks},
title = {Bio-inspired Systems: Self-adaptability from Chips to Sensor-network
Architectures},
booktitle = {Proceedings of the 2009 International Conference on Engineering of
Reconfigurable Systems {\&} Algorithms, {ERSA} 2009, July 13-16,
2009, Las Vegas Nevada, {USA}},
pages = {45--54},
publisher = {{CSREA} Press},
year = {2009},
timestamp = {Tue, 03 Nov 2009 10:35:19 +0100},
biburl = {https://dblp.org/rec/conf/ersa/Sassatelli09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/reconfig/GuillemenetATMECRS09,
author = {Yoann Guillemenet and
Syed Zahid Ahmed and
Lionel Torres and
Alexandre Martheley and
Julien Eydoux and
Jean{-}Baptiste Cuelle and
Laurent Rouge and
Gilles Sassatelli},
editor = {Viktor K. Prasanna and
Lionel Torres and
Ren{\'{e}} Cumplido},
title = {{MRAM} Based eFPGAs: Programming and Silicon Flows, Exploration Environments,
{MRAM} Current State in Industry and Its Unique Potentials for FPGAs},
booktitle = {ReConFig'09: 2009 International Conference on Reconfigurable Computing
and FPGAs, Cancun, Quintana Roo, Mexico, 9-11 December 2009, Proceedings},
pages = {18--23},
publisher = {{IEEE} Computer Society},
year = {2009},
url = {https://doi.org/10.1109/ReConFig.2009.25},
doi = {10.1109/RECONFIG.2009.25},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/reconfig/GuillemenetATMECRS09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/socc/PuschiniCBST09,
author = {Diego Puschini and
Fabien Clermidy and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {Adaptive energy-aware latency-constrained {DVFS} policy for MPSoC},
booktitle = {Annual {IEEE} International SoC Conference, SoCC 2009, September 9-11,
2009, Belfast, Northern Ireland, UK, Proceedings},
pages = {89--92},
publisher = {{IEEE}},
year = {2009},
url = {https://doi.org/10.1109/SOCCON.2009.5398087},
doi = {10.1109/SOCCON.2009.5398087},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/socc/PuschiniCBST09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijrc/PuschiniCBST08,
author = {Diego Puschini and
Fabien Clermidy and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {A Game-Theoretic Approach for Run-Time Distributed Optimization on
MP-SoC},
journal = {Int. J. Reconfigurable Comput.},
volume = {2008},
pages = {403086:1--403086:11},
year = {2008},
url = {https://doi.org/10.1155/2008/403086},
doi = {10.1155/2008/403086},
timestamp = {Thu, 02 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ijrc/PuschiniCBST08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijrc/GuillemenetTSB08,
author = {Yoann Guillemenet and
Lionel Torres and
Gilles Sassatelli and
Nicolas Bruchon},
title = {On the Use of Magnetic RAMs in Field-Programmable Gate Arrays},
journal = {Int. J. Reconfigurable Comput.},
volume = {2008},
pages = {723950:1--723950:9},
year = {2008},
url = {https://doi.org/10.1155/2008/723950},
doi = {10.1155/2008/723950},
timestamp = {Thu, 02 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ijrc/GuillemenetTSB08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/kes/UpeguiTSPMMS08,
author = {Andres Upegui and
Yann Thoma and
Eduardo Sanchez and
Andr{\'{e}}s P{\'{e}}rez{-}Uribe and
Juan Manuel Moreno and
Jordi Madrenas and
Gilles Sassatelli},
title = {The {PERPLEXUS} bio-inspired hardware platform: {A} flexible and modular
approach},
journal = {Int. J. Knowl. Based Intell. Eng. Syst.},
volume = {12},
number = {3},
pages = {201--212},
year = {2008},
url = {http://content.iospress.com/articles/international-journal-of-knowledge-based-and-intelligent-engineering-systems/kes00157},
timestamp = {Thu, 20 Aug 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/kes/UpeguiTSPMMS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ets/GodardDTS08,
author = {Beno{\^{\i}}t Godard and
Jean Michel Daga and
Lionel Torres and
Gilles Sassatelli},
title = {Hierarchical Code Correction and Reliability Management in Embedded
nor Flash Memories},
booktitle = {13th European Test Symposium, {ETS} 2008, Verbania, Italy, May 25-29,
2008},
pages = {84--90},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/ETS.2008.21},
doi = {10.1109/ETS.2008.21},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ets/GodardDTS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/GuillemenetTSBH08,
author = {Yoann Guillemenet and
Lionel Torres and
Gilles Sassatelli and
Nicolas Bruchon and
Ilham Hassoune},
title = {A non-volatile run-time {FPGA} using thermally assisted switching
{MRAMS}},
booktitle = {{FPL} 2008, International Conference on Field Programmable Logic and
Applications, Heidelberg, Germany, 8-10 September 2008},
pages = {421--426},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/FPL.2008.4629974},
doi = {10.1109/FPL.2008.4629974},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/fpl/GuillemenetTSBH08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/PuschiniCBST08,
author = {Diego Puschini and
Fabien Clermidy and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {Convergence analysis of run-time distributed optimization on adaptive
systems using game theory},
booktitle = {{FPL} 2008, International Conference on Field Programmable Logic and
Applications, Heidelberg, Germany, 8-10 September 2008},
pages = {555--558},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/FPL.2008.4630007},
doi = {10.1109/FPL.2008.4630007},
timestamp = {Sun, 21 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fpl/PuschiniCBST08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/Saint-JeanSBTR08,
author = {Nicolas Saint{-}Jean and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres and
Michel Robert},
title = {Bio-inspiration helps computers: {A} new machine},
booktitle = {{FPL} 2008, International Conference on Field Programmable Logic and
Applications, Heidelberg, Germany, 8-10 September 2008},
pages = {697--698},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/FPL.2008.4630043},
doi = {10.1109/FPL.2008.4630043},
timestamp = {Sun, 21 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fpl/Saint-JeanSBTR08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/gem/BrousseSGGRGSTUMM08,
author = {Olivier Brousse and
Gilles Sassatelli and
Thierry Gil and
Yoann Guillemenet and
Michel Robert and
Fran{\c{c}}ois Grize and
Eduardo Sanchez and
Yann Thoma and
Andres Upegui and
Juan Manuel Moreno and
Jordi Madrenas},
editor = {Hamid R. Arabnia and
Youngsong Mun},
title = {{BAF:} {A} Bio-Inspired Agent Framework for Distributed Pervasive
Applications},
booktitle = {Proceedings of the 2008 International Conference on Genetic and Evolutionary
Methods, {GEM} 2008, July 14-17, 2008, Las Vegas, Nevada, {USA}},
pages = {115--121},
publisher = {{CSREA} Press},
year = {2008},
timestamp = {Wed, 11 Feb 2009 12:33:06 +0100},
biburl = {https://dblp.org/rec/conf/gem/BrousseSGGRGSTUMM08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ices/BrousseSGRGSUT08,
author = {Olivier Brousse and
Gilles Sassatelli and
Thierry Gil and
Michel Robert and
Fran{\c{c}}ois Grize and
Eduardo Sanchez and
Andres Upegui and
Yann Thoma},
editor = {Gregory Hornby and
Luk{\'{a}}s Sekanina and
Pauline C. Haddow},
title = {The Perplexus Programming Framework: Combining Bio-inspiration and
Agent-Oriented Programming for the Simulation of Large Scale Complex
Systems},
booktitle = {Evolvable Systems: From Biology to Hardware, 8th International Conference,
{ICES} 2008, Prague, Czech Republic, September 21-24, 2008. Proceedings},
series = {Lecture Notes in Computer Science},
volume = {5216},
pages = {402--407},
publisher = {Springer},
year = {2008},
url = {https://doi.org/10.1007/978-3-540-85857-7\_36},
doi = {10.1007/978-3-540-85857-7\_36},
timestamp = {Tue, 14 May 2019 10:00:39 +0200},
biburl = {https://dblp.org/rec/conf/ices/BrousseSGRGSUT08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/issoc/JalierLS08,
author = {Camille Jalier and
Didier Lattard and
Gilles Sassatelli},
title = {A flexible modeling and simulation framework for Design Space Exploration},
booktitle = {2008 {IEEE} International Symposium on System-on-Chip, {SOC} 2008,
Tampere, Finland, November 5-6, 2008},
pages = {1--4},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/ISSOC.2008.4694863},
doi = {10.1109/ISSOC.2008.4694863},
timestamp = {Mon, 09 Aug 2021 14:54:02 +0200},
biburl = {https://dblp.org/rec/conf/issoc/JalierLS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/Saint-JeanBSTR08,
author = {Nicolas Saint{-}Jean and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres and
Michel Robert},
title = {MPI-Based Adaptive Task Migration Support on the HS-Scale System},
booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2008, 7-9
April 2008, Montpellier, France},
pages = {105--110},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/ISVLSI.2008.87},
doi = {10.1109/ISVLSI.2008.87},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/Saint-JeanBSTR08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/PuschiniCBST08,
author = {Diego Puschini and
Fabien Clermidy and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {Temperature-Aware Distributed Run-Time Optimization on MP-SoC Using
Game Theory},
booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2008, 7-9
April 2008, Montpellier, France},
pages = {375--380},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/ISVLSI.2008.33},
doi = {10.1109/ISVLSI.2008.33},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/PuschiniCBST08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/reconfig/PuschiniCBST08,
author = {Diego Puschini and
Fabien Clermidy and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres},
title = {Game-Theoretic Approach for Temperature-Aware Frequency Assignment
with Task Synchronization on MP-SoC},
booktitle = {ReConFig'08: 2008 International Conference on Reconfigurable Computing
and FPGAs, 3-5 December 2008, Cancun, Mexico, Proceedings},
pages = {235--240},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/ReConFig.2008.22},
doi = {10.1109/RECONFIG.2008.22},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/reconfig/PuschiniCBST08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/reconfig/AhmedEFRST08,
author = {Syed Zahid Ahmed and
Julien Eydoux and
Michael Fern{\'{a}}ndez and
Laurent Rouge and
Gilles Sassatelli and
Lionel Torres},
title = {Power Consumption Reduction Explorations in Processors by Enhancing
Performance Using Small {ESL} Reprogrammable eFPGAs},
booktitle = {ReConFig'08: 2008 International Conference on Reconfigurable Computing
and FPGAs, 3-5 December 2008, Cancun, Mexico, Proceedings},
pages = {313--318},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/ReConFig.2008.44},
doi = {10.1109/RECONFIG.2008.44},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/reconfig/AhmedEFRST08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ahs/SanchezPUTMVVNSL07,
author = {Eduardo Sanchez and
Andr{\'{e}}s P{\'{e}}rez{-}Uribe and
Andres Upegui and
Yann Thoma and
Juan Manuel Moreno and
Alessandro E. P. Villa and
Henri Volken and
Andrzej Napieralski and
Gilles Sassatelli and
Erwan Lavarec},
editor = {Tughrul Arslan and
Adrian Stoica and
Martin Suess and
Didier Keymeulen and
Tetsuya Higuchi and
Ricardo Salem Zebulum and
Ahmet T. Erdogan},
title = {{PERPLEXUS:} Pervasive Computing Framework for Modeling Complex Virtually-Unbounded
Systems},
booktitle = {Second {NASA/ESA} Conference on Adaptive Hardware and Systems {(AHS}
2007), August 5-8, 2007, University of Edinburgh, Scotland, United
Kingdom},
pages = {587--591},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/AHS.2007.84},
doi = {10.1109/AHS.2007.84},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ahs/SanchezPUTMVVNSL07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ches/ElbazCLTSG07,
author = {Reouven Elbaz and
David Champagne and
Ruby B. Lee and
Lionel Torres and
Gilles Sassatelli and
Pierre Guillemin},
editor = {Pascal Paillier and
Ingrid Verbauwhede},
title = {TEC-Tree: {A} Low-Cost, Parallelizable Tree for Efficient Defense
Against Memory Replay Attacks},
booktitle = {Cryptographic Hardware and Embedded Systems - {CHES} 2007, 9th International
Workshop, Vienna, Austria, September 10-13, 2007, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {4727},
pages = {289--302},
publisher = {Springer},
year = {2007},
url = {https://doi.org/10.1007/978-3-540-74735-2\_20},
doi = {10.1007/978-3-540-74735-2\_20},
timestamp = {Tue, 14 May 2019 10:00:47 +0200},
biburl = {https://dblp.org/rec/conf/ches/ElbazCLTSG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/GodardDTS07,
author = {Beno{\^{\i}}t Godard and
Jean Michel Daga and
Lionel Torres and
Gilles Sassatelli},
editor = {Rudy Lauwereins and
Jan Madsen},
title = {Evaluation of design for reliability techniques in embedded flash
memories},
booktitle = {2007 Design, Automation and Test in Europe Conference and Exposition,
{DATE} 2007, Nice, France, April 16-20, 2007},
pages = {1593--1598},
publisher = {{EDA} Consortium, San Jose, CA, {USA}},
year = {2007},
url = {https://dl.acm.org/citation.cfm?id=1266716},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/date/GodardDTS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ddecs/GodardDTS07,
author = {Beno{\^{\i}}t Godard and
Jean Michel Daga and
Lionel Torres and
Gilles Sassatelli},
editor = {Patrick Girard and
Andrzej Krasniewski and
Elena Gramatov{\'{a}} and
Adam Pawlak and
Tomasz Garbolino},
title = {Architecture for Highly Reliable Embedded Flash Memories},
booktitle = {Proceedings of the 10th {IEEE} Workshop on Design {\&} Diagnostics
of Electronic Circuits {\&} Systems {(DDECS} 2007), Krak{\'{o}}w,
Poland, April 11-13, 2007},
pages = {75--80},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/DDECS.2007.4295257},
doi = {10.1109/DDECS.2007.4295257},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ddecs/GodardDTS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fccm/SassatelliSBTRWGM07,
author = {Gilles Sassatelli and
Nicolas Saint{-}Jean and
Pascal Benoit and
Lionel Torres and
Michel Robert and
Cristiane R. Woszezenki and
Ismael Grehs and
Fernando Gehm Moraes},
editor = {Kenneth L. Pocek and
Duncan A. Buell},
title = {Run-time mapping and communication strategies for Homogeneous NoC-Based
MPSoCs},
booktitle = {{IEEE} Symposium on Field-Programmable Custom Computing Machines,
{FCCM} 2007, 23-25 April 2007, Napa, California, {USA}},
pages = {295--296},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/FCCM.2007.27},
doi = {10.1109/FCCM.2007.27},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fccm/SassatelliSBTRWGM07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/MesquitaBTSRM07,
author = {Daniel Mesquita and
Beno{\^{\i}}t Badrignans and
Lionel Torres and
Gilles Sassatelli and
Michel Robert and
Fernando Moraes},
title = {A Cryptographic Coarse Grain Reconfigurable Architecture Robust Against
{DPA}},
booktitle = {21th International Parallel and Distributed Processing Symposium {(IPDPS}
2007), Proceedings, 26-30 March 2007, Long Beach, California, {USA}},
pages = {1--8},
publisher = {{IEEE}},
year = {2007},
url = {https://doi.org/10.1109/IPDPS.2007.370380},
doi = {10.1109/IPDPS.2007.370380},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/MesquitaBTSRM07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/Saint-JeanSBTR07,
author = {Nicolas Saint{-}Jean and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres and
Michel Robert},
title = {HS-Scale: a Hardware-Software Scalable {MP-SOC} Architecture for embedded
Systems},
booktitle = {2007 {IEEE} Computer Society Annual Symposium on {VLSI} {(ISVLSI}
2007), May 9-11, 2007, Porto Alegre, Brazil},
pages = {21--28},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/ISVLSI.2007.51},
doi = {10.1109/ISVLSI.2007.51},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/Saint-JeanSBTR07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/BruchonTSC07,
author = {Nicolas Bruchon and
Lionel Torres and
Gilles Sassatelli and
Gaston Cambon},
title = {Technological hybridization for efficient runtime reconfigurable FPGAs},
booktitle = {2007 {IEEE} Computer Society Annual Symposium on {VLSI} {(ISVLSI}
2007), May 9-11, 2007, Porto Alegre, Brazil},
pages = {29--34},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/ISVLSI.2007.96},
doi = {10.1109/ISVLSI.2007.96},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/BruchonTSC07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/Saint-JeanJSBTR07,
author = {Nicolas Saint{-}Jean and
Camille Jalier and
Gilles Sassatelli and
Pascal Benoit and
Lionel Torres and
Michel Robert},
editor = {Gilles Sassatelli and
Manfred Glesner and
Christophe Bobda and
Pascal Benoit},
title = {{HS} Scale: {A} run-time adaptable MP-SoC architecture},
booktitle = {Proceedings of the 3rd International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2007, Montpellier, France, June 2007},
pages = {39--46},
publisher = {Univ. Montpellier {II}},
year = {2007},
timestamp = {Fri, 05 Oct 2007 11:47:31 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/Saint-JeanJSBTR07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/NetoETSVGD07,
author = {Eduardo Braulio Wanderley Netto and
Reouven Elbaz and
Lionel Torres and
Gilles Sassatelli and
Romain Vaslin and
Guy Gogniat and
Jean{-}Philippe Diguet},
editor = {Gilles Sassatelli and
Manfred Glesner and
Christophe Bobda and
Pascal Benoit},
title = {{IBC-EI:} An Instruction Based Compression method with Encryption
and Integrity Checking},
booktitle = {Proceedings of the 3rd International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2007, Montpellier, France, June 2007},
pages = {138--145},
publisher = {Univ. Montpellier {II}},
year = {2007},
timestamp = {Wed, 02 Aug 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/NetoETSVGD07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/rsp/SassatelliSWGM07,
author = {Gilles Sassatelli and
Nicolas Saint{-}Jean and
Cristiane R. Woszezenki and
Ismael Grehs and
Fernando Gehm Moraes},
title = {Architectural Issues in Homogeneous NoC-Based MPSoC},
booktitle = {18th {IEEE} International Workshop on Rapid System Prototyping {(RSP}
2007), 28-30 May 2007, Porto Alegre, RS, Brazil},
pages = {139--142},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/RSP.2007.12},
doi = {10.1109/RSP.2007.12},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/rsp/SassatelliSWGM07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/samos/Saint-JeanBSTR07,
author = {Nicolas Saint{-}Jean and
Pascal Benoit and
Gilles Sassatelli and
Lionel Torres and
Michel Robert},
editor = {Holger Blume and
Georgi Gaydadjiev and
C. John Glossner and
Peter M. W. Knijnenburg},
title = {Application Case Studies on HS-Scale, a {MP-SOC} for Embbeded Systems},
booktitle = {Proceedings of the 2007 International Conference on Embedded Computer
Systems: Architectures, Modeling and Simulation {(IC-SAMOS} 2007),
Samos, Greece, July 16-19, 2007},
pages = {88--95},
publisher = {{IEEE}},
year = {2007},
url = {https://doi.org/10.1109/ICSAMOS.2007.4285738},
doi = {10.1109/ICSAMOS.2007.4285738},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/samos/Saint-JeanBSTR07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/recosoc/2007,
editor = {Gilles Sassatelli and
Manfred Glesner and
Christophe Bobda and
Pascal Benoit},
title = {Proceedings of the 3rd International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2007, Montpellier, France, June 2007},
publisher = {Univ. Montpellier {II}},
year = {2007},
isbn = {2-9517461-3-X},
timestamp = {Fri, 05 Oct 2007 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/2007.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-0710-4803,
author = {Reouven Elbaz and
Lionel Torres and
Gilles Sassatelli and
Pierre Guillemin and
C. Anguille and
Michel Bardouillet and
Christian Buatois and
Jean{-}Baptiste Rigaud},
title = {Hardware Engines for Bus Encryption: {A} Survey of Existing Techniques},
journal = {CoRR},
volume = {abs/0710.4803},
year = {2007},
url = {http://arxiv.org/abs/0710.4803},
eprinttype = {arXiv},
eprint = {0710.4803},
timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-0710-4803.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/arc/NgouangaSTGSS06,
author = {Alex Ngouanga and
Gilles Sassatelli and
Lionel Torres and
Thierry Gil and
Andr{\'{e}} Borin Suarez and
Altamiro Amadeu Susin},
editor = {Koen Bertels and
Jo{\~{a}}o M. P. Cardoso and
Stamatis Vassiliadis},
title = {Run-Time Resources Management on Coarse Grained, Packet-Switching
Reconfigurable Architecture: {A} Case Study Through the APACHES' Platform},
booktitle = {Reconfigurable Computing: Architectures and Applications, Second International
Workshop, {ARC} 2006, Delft, The Netherlands, March 1-3, 2006, Revised
Selected Papers},
series = {Lecture Notes in Computer Science},
volume = {3985},
pages = {134--145},
publisher = {Springer},
year = {2006},
url = {https://doi.org/10.1007/11802839\_19},
doi = {10.1007/11802839\_19},
timestamp = {Tue, 14 May 2019 10:00:49 +0200},
biburl = {https://dblp.org/rec/conf/arc/NgouangaSTGSS06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/ElbazTSGBM06,
author = {Reouven Elbaz and
Lionel Torres and
Gilles Sassatelli and
Pierre Guillemin and
Michel Bardouillet and
Albert Martinez},
editor = {Ellen Sentovich},
title = {A parallelized way to provide data encryption and integrity checking
on a processor-memory bus},
booktitle = {Proceedings of the 43rd Design Automation Conference, {DAC} 2006,
San Francisco, CA, USA, July 24-28, 2006},
pages = {506--509},
publisher = {{ACM}},
year = {2006},
url = {https://doi.org/10.1145/1146909.1147042},
doi = {10.1145/1146909.1147042},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/ElbazTSGBM06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ddecs/NgouangaSTSS06,
author = {Alex Ngouanga and
Gilles Sassatelli and
Lionel Torres and
Andr{\'{e}} Borin Soares and
Altamiro Amadeu Susin},
editor = {Matteo Sonza Reorda and
Ondrej Nov{\'{a}}k and
Bernd Straube and
Hana Kub{\'{a}}tov{\'{a}} and
Zdenek Kot{\'{a}}sek and
Pavel Kubal{\'{\i}}k and
Raimund Ubar and
Jir{\'{\i}} Bucek},
title = {A Contextual Resources use: a Proof of Concept through the APACHES'
Platform},
booktitle = {Proceedings of the 9th {IEEE} Workshop on Design {\&} Diagnostics
of Electronic Circuits {\&} Systems {(DDECS} 2006), Prague, Czech
Republic, April 18-21, 2006},
pages = {44--49},
publisher = {{IEEE} Computer Society},
year = {2006},
url = {https://doi.org/10.1109/DDECS.2006.1649568},
doi = {10.1109/DDECS.2006.1649568},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ddecs/NgouangaSTSS06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ddecs/ElbazTSGB06,
author = {Reouven Elbaz and
Lionel Torres and
Gilles Sassatelli and
Pierre Guillemin and
Michel Bardouillet},
editor = {Matteo Sonza Reorda and
Ondrej Nov{\'{a}}k and
Bernd Straube and
Hana Kub{\'{a}}tov{\'{a}} and
Zdenek Kot{\'{a}}sek and
Pavel Kubal{\'{\i}}k and
Raimund Ubar and
Jir{\'{\i}} Bucek},
title = {{PE-ICE:} Parallelized Encryption and Integrity Checking Engine},
booktitle = {Proceedings of the 9th {IEEE} Workshop on Design {\&} Diagnostics
of Electronic Circuits {\&} Systems {(DDECS} 2006), Prague, Czech
Republic, April 18-21, 2006},
pages = {143--144},
publisher = {{IEEE} Computer Society},
year = {2006},
url = {https://doi.org/10.1109/DDECS.2006.1649595},
doi = {10.1109/DDECS.2006.1649595},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ddecs/ElbazTSGB06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/BruchonTSC06,
author = {Nicolas Bruchon and
Lionel Torres and
Gilles Sassatelli and
Gaston Cambon},
editor = {Steven J. E. Wilton and
Andr{\'{e}} DeHon},
title = {Magnetic tunnelling junction based {FPGA}},
booktitle = {Proceedings of the {ACM/SIGDA} 14th International Symposium on Field
Programmable Gate Arrays, {FPGA} 2006, Monterey, California, USA,
February 22-24, 2006},
pages = {123--130},
publisher = {{ACM}},
year = {2006},
url = {https://doi.org/10.1145/1117201.1117220},
doi = {10.1145/1117201.1117220},
timestamp = {Tue, 06 Nov 2018 16:58:23 +0100},
biburl = {https://dblp.org/rec/conf/fpga/BruchonTSC06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/MesquitaBTSRBM06,
author = {Daniel Mesquita and
Beno{\^{\i}}t Badrignans and
Lionel Torres and
Gilles Sassatelli and
Michel Robert and
Jean{-}Claude Bajard and
Fernando Gehm Moraes},
title = {A Leak Resistant Architecture Against Side Channel Attacks},
booktitle = {Proceedings of the 2006 International Conference on Field Programmable
Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006},
pages = {1--4},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/FPL.2006.311335},
doi = {10.1109/FPL.2006.311335},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fpl/MesquitaBTSRBM06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/ValetteTSB06,
author = {Nicolas Valette and
Lionel Torres and
Gilles Sassatelli and
Fr{\'{e}}d{\'{e}}ric Bancel},
title = {Securing embedded programmable gate arrays in secure circuits},
booktitle = {20th International Parallel and Distributed Processing Symposium {(IPDPS}
2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/IPDPS.2006.1639483},
doi = {10.1109/IPDPS.2006.1639483},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/ValetteTSB06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/issoc/MesquitaBTSRM06,
author = {Daniel Mesquita and
Beno{\^{\i}}t Badrignans and
Lionel Torres and
Gilles Sassatelli and
Michel Robert and
Fernando Gehm Moraes},
title = {A Leak Resistant SoC to Counteract Side Channel Attacks},
booktitle = {International Symposium on System-on-Chip, SoC 2006, Tampere, Finland,
November 13-16, 2006},
pages = {1--4},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/ISSOC.2006.322005},
doi = {10.1109/ISSOC.2006.322005},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/issoc/MesquitaBTSRM06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/BenoitTSRCB06,
author = {Pascal Benoit and
Lionel Torres and
Gilles Sassatelli and
Michel Robert and
Gaston Cambon and
J{\"{u}}rgen Becker},
title = {Dynamic Hardware Multiplexing: Improving Adaptability with a Run Time
Reconfiguration Manager},
booktitle = {2006 {IEEE} Computer Society Annual Symposium on {VLSI} {(ISVLSI}
2006), 2-3 March 2006, Karlsruhe, Germany},
pages = {251--256},
publisher = {{IEEE} Computer Society},
year = {2006},
url = {https://doi.org/10.1109/ISVLSI.2006.38},
doi = {10.1109/ISVLSI.2006.38},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/BenoitTSRCB06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/BruchonTSC06,
author = {Nicolas Bruchon and
Lionel Torres and
Gilles Sassatelli and
Gaston Cambon},
title = {New non-volatile {FPGA} concept using Magnetic Tunneling Junction},
booktitle = {2006 {IEEE} Computer Society Annual Symposium on {VLSI} {(ISVLSI}
2006), 2-3 March 2006, Karlsruhe, Germany},
pages = {269--276},
publisher = {{IEEE} Computer Society},
year = {2006},
url = {https://doi.org/10.1109/ISVLSI.2006.68},
doi = {10.1109/ISVLSI.2006.68},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/BruchonTSC06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/patmos/ElbazTSGBM06,
author = {Reouven Elbaz and
Lionel Torres and
Gilles Sassatelli and
Pierre Guillemin and
Michel Bardouillet and
Albert Martinez},
editor = {Johan Vounckx and
Nadine Az{\'{e}}mard and
Philippe Maurine},
title = {A Comparison of Two Approaches Providing Data Encryption and Authentication
on a Processor Memory Bus},
booktitle = {Integrated Circuit and System Design. Power and Timing Modeling, Optimization
and Simulation, 16th International Workshop, {PATMOS} 2006, Montpellier,
France, September 13-15, 2006, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {4148},
pages = {267--279},
publisher = {Springer},
year = {2006},
url = {https://doi.org/10.1007/11847083\_26},
doi = {10.1007/11847083\_26},
timestamp = {Tue, 14 May 2019 10:00:54 +0200},
biburl = {https://dblp.org/rec/conf/patmos/ElbazTSGBM06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/ValetteTSB06,
author = {Nicolas Valette and
Lionel Torres and
Gilles Sassatelli and
S. Bancel},
editor = {Gilles Sassatelli and
Leandro Soares Indrusiak and
Manfred Glesner and
Lionel Torres},
title = {How to Secure Embedded Programmable Gate Arrays?},
booktitle = {Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2006, Montpellier, France, July 2006},
pages = {52--59},
publisher = {Univ. Montpellier {II}},
year = {2006},
timestamp = {Mon, 13 Nov 2006 14:12:39 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/ValetteTSB06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/ElbazTSGBM06,
author = {Reouven Elbaz and
Lionel Torres and
Gilles Sassatelli and
Pierre Guillemin and
Michel Bardouillet and
Albert Martinez},
editor = {Gilles Sassatelli and
Leandro Soares Indrusiak and
Manfred Glesner and
Lionel Torres},
title = {Efficient Combination of Data Encryption and Integrity Checking for
Embedded Systems},
booktitle = {Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2006, Montpellier, France, July 2006},
pages = {69--75},
publisher = {Univ. Montpellier {II}},
year = {2006},
timestamp = {Mon, 13 Nov 2006 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/ElbazTSGBM06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/BruchonTSC06,
author = {Nicolas Bruchon and
Lionel Torres and
Gilles Sassatelli and
Gaston Cambon},
editor = {Gilles Sassatelli and
Leandro Soares Indrusiak and
Manfred Glesner and
Lionel Torres},
title = {Remanent {SRAM} Structure for Runtime Reconfigurable {FPGA}},
booktitle = {Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2006, Montpellier, France, July 2006},
pages = {124--130},
publisher = {Univ. Montpellier {II}},
year = {2006},
timestamp = {Mon, 13 Nov 2006 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/BruchonTSC06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/BadrignansMBTSR06,
author = {Beno{\^{\i}}t Badrignans and
Daniel Mesquita and
Jean{-}Claude Bajard and
Lionel Torres and
Gilles Sassatelli and
Michel Robert},
editor = {Gilles Sassatelli and
Leandro Soares Indrusiak and
Manfred Glesner and
Lionel Torres},
title = {A Parallel and Secure Architecture for Asymmetric Cryptography},
booktitle = {Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2006, Montpellier, France, July 2006},
pages = {220--224},
publisher = {Univ. Montpellier {II}},
year = {2006},
timestamp = {Mon, 13 Nov 2006 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/BadrignansMBTSR06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/recosoc/2006,
editor = {Gilles Sassatelli and
Leandro Soares Indrusiak and
Manfred Glesner and
Lionel Torres},
title = {Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2006, Montpellier, France, July 2006},
publisher = {Univ. Montpellier {II}},
year = {2006},
isbn = {2-9517461-2-1},
timestamp = {Mon, 13 Nov 2006 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/2006.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tsi/BenoitSTRCD05,
author = {Pascal Benoit and
Gilles Sassatelli and
Lionel Torres and
Michel Robert and
Gaston Cambon and
Didier Demigny},
title = {M{\'{e}}thode de caract{\'{e}}risation des architectures
d'acc{\'{e}}l{\'{e}}rateurs flexibles pour syst{\`{e}}mes
sur puce},
journal = {Tech. Sci. Informatiques},
volume = {24},
number = {6},
pages = {725--755},
year = {2005},
url = {https://doi.org/10.3166/tsi.24.725-755},
doi = {10.3166/TSI.24.725-755},
timestamp = {Wed, 24 Jun 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tsi/BenoitSTRCD05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/ElbazTSGABBR05,
author = {Reouven Elbaz and
Lionel Torres and
Gilles Sassatelli and
Pierre Guillemin and
C. Anguille and
Michel Bardouillet and
Christian Buatois and
Jean{-}Baptiste Rigaud},
title = {Hardware Engines for Bus Encryption: {A} Survey of Existing Techniques},
booktitle = {2005 Design, Automation and Test in Europe Conference and Exposition
{(DATE} 2005), 7-11 March 2005, Munich, Germany},
pages = {40--45},
publisher = {{IEEE} Computer Society},
year = {2005},
url = {https://doi.org/10.1109/DATE.2005.170},
doi = {10.1109/DATE.2005.170},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/date/ElbazTSGABBR05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/BenoitTSRC05,
author = {Pascal Benoit and
Lionel Torres and
Gilles Sassatelli and
Michel Robert and
Gaston Cambon},
editor = {Herman Schmit and
Steven J. E. Wilton},
title = {Dynamic hardware multiplexing for coarse grain reconfigurable architectures},
booktitle = {Proceedings of the {ACM/SIGDA} 13th International Symposium on Field
Programmable Gate Arrays, {FPGA} 2005, Monterey, California, USA,
February 20-22, 2005},
pages = {270},
publisher = {{ACM}},
year = {2005},
url = {https://doi.org/10.1145/1046192.1046245},
doi = {10.1145/1046192.1046245},
timestamp = {Tue, 06 Nov 2018 16:58:22 +0100},
biburl = {https://dblp.org/rec/conf/fpga/BenoitTSRC05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/BruchonCTS05,
author = {Nicolas Bruchon and
Gaston Cambon and
Lionel Torres and
Gilles Sassatelli},
editor = {Tero Rissa and
Steven J. E. Wilton and
Philip Heng Wai Leong},
title = {Magnetic remanent memory structures for dynamically reconfigurable
fine grain {FPGA}},
booktitle = {Proceedings of the 2005 International Conference on Field Programmable
Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005},
pages = {687--690},
publisher = {{IEEE}},
year = {2005},
url = {https://doi.org/10.1109/FPL.2005.1515813},
doi = {10.1109/FPL.2005.1515813},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpl/BruchonCTS05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/BenoitBRTSC05,
author = {Pascal Benoit and
J{\"{u}}rgen Becker and
Michel Robert and
Lionel Torres and
Gilles Sassatelli and
Gaston Cambon},
editor = {Tero Rissa and
Steven J. E. Wilton and
Philip Heng Wai Leong},
title = {Run-Time Scheduling for Random Multi-Tasking in Reconfigurable Coprocessors},
booktitle = {Proceedings of the 2005 International Conference on Field Programmable
Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005},
pages = {703--706},
publisher = {{IEEE}},
year = {2005},
url = {https://doi.org/10.1109/FPL.2005.1515817},
doi = {10.1109/FPL.2005.1515817},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpl/BenoitBRTSC05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/BenoitTSRC05,
author = {Pascal Benoit and
Lionel Torres and
Gilles Sassatelli and
Michel Robert and
Gaston Cambon},
title = {Automatic Task Scheduling / Loop Unrolling using Dedicated {RTR} Controllers
in Coarse Grain Reconfigurable Architectures},
booktitle = {19th International Parallel and Distributed Processing Symposium {(IPDPS}
2005), {CD-ROM} / Abstracts Proceedings, 4-8 April 2005, Denver, CO,
{USA}},
publisher = {{IEEE} Computer Society},
year = {2005},
url = {https://doi.org/10.1109/IPDPS.2005.119},
doi = {10.1109/IPDPS.2005.119},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/BenoitTSRC05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/BruchonCTS05,
author = {Nicolas Bruchon and
Gaston Cambon and
Lionel Torres and
Gilles Sassatelli},
editor = {Gilles Sassatelli and
Manfred Glesner and
Lionel Torres and
Leandro Soares Indrusiak and
Thomas Hollstein},
title = {Non-volatile {SRAM-FPGA} based on magnetic tunnelling junction},
booktitle = {Proceedings of the 1st International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2005, Montpellier, France, June 2005},
pages = {113--120},
publisher = {Univ. Montpellier {II}},
year = {2005},
timestamp = {Mon, 13 Nov 2006 14:44:44 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/BruchonCTS05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/MesquitaTTSCRM05,
author = {Daniel Mesquita and
Jean{-}Denis Techer and
Lionel Torres and
Gilles Sassatelli and
Gaston Cambon and
Michel Robert and
Fernando Moraes},
editor = {Gilles Sassatelli and
Manfred Glesner and
Lionel Torres and
Leandro Soares Indrusiak and
Thomas Hollstein},
title = {A new hardware countermeasure for masking power signatures of crypto
cores},
booktitle = {Proceedings of the 1st International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2005, Montpellier, France, June 2005},
pages = {169--176},
publisher = {Univ. Montpellier {II}},
year = {2005},
timestamp = {Tue, 10 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/MesquitaTTSCRM05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/sbcci/MesquitaTTSCRM05,
author = {Daniel Mesquita and
Jean{-}Denis Techer and
Lionel Torres and
Gilles Sassatelli and
Gaston Cambon and
Michel Robert and
Fernando Moraes},
editor = {Carlos Galup{-}Montoro and
Sergio Bampi and
Alex Orailoglu},
title = {Current mask generation: a transistor level security against {DPA}
attacks},
booktitle = {Proceedings of the 18th Annual Symposium on Integrated Circuits and
Systems Design, {SBCCI} 2005, Florianolpolis, Brazil, September 4-7,
2005},
pages = {115--120},
publisher = {{ACM}},
year = {2005},
url = {https://doi.org/10.1145/1081081.1081114},
doi = {10.1145/1081081.1081114},
timestamp = {Sun, 02 Oct 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/sbcci/MesquitaTTSCRM05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/MesquitaTTRCSM05,
author = {Daniel Mesquita and
Jean{-}Denis Techer and
Lionel Torres and
Michel Robert and
Guy Cath{\'{e}}bras and
Gilles Sassatelli and
Fernando Gehm Moraes},
editor = {Ricardo Augusto da Luz Reis and
Adam Osseiran and
Hans{-}J{\"{o}}rg Pfleiderer},
title = {Current Mask Generation: an Analog Circuit to Thwart {DPA} Attacks},
booktitle = {VLSI-SoC: From Systems To Silicon, Proceedings of {IFIP} {TC} 10,
{WG} 10.5, Thirteenth International Conference on Very Large Scale
Integration of System on Chip (VLSI-SoC 2005), October 17-19, 2005,
Perth, Australia},
series = {{IFIP}},
volume = {240},
pages = {317--330},
publisher = {Springer},
year = {2005},
url = {https://doi.org/10.1007/978-0-387-73661-7\_20},
doi = {10.1007/978-0-387-73661-7\_20},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/MesquitaTTRCSM05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/recosoc/2005,
editor = {Gilles Sassatelli and
Manfred Glesner and
Lionel Torres and
Leandro Soares Indrusiak and
Thomas Hollstein},
title = {Proceedings of the 1st International Workshop on Reconfigurable Communication-centric
Systems-on-Chip, ReCoSoC 2005, Montpellier, France, June 2005},
publisher = {Univ. Montpellier {II}},
year = {2005},
isbn = {2-9517-4611-3},
timestamp = {Mon, 13 Nov 2006 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/recosoc/2005.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/samos/BenoitSTDRC04,
author = {Pascal Benoit and
Gilles Sassatelli and
Lionel Torres and
Didier Demigny and
Michel Robert and
Gaston Cambon},
editor = {Andy D. Pimentel and
Stamatis Vassiliadis},
title = {Metrics for Digital Signal Processing Architectures Characterization:
Remanence and Scalability},
booktitle = {Computer Systems: Architectures, Modeling, and Simulation, Third and
Fourth International Workshops, {SAMOS} 2003 and {SAMOS} 2004, Samos,
Greece, July 21-23, 2003 and July 19-21, 2004, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {3133},
pages = {128--137},
publisher = {Springer},
year = {2004},
url = {https://doi.org/10.1007/978-3-540-27776-7\_14},
doi = {10.1007/978-3-540-27776-7\_14},
timestamp = {Tue, 14 May 2019 10:00:45 +0200},
biburl = {https://dblp.org/rec/conf/samos/BenoitSTDRC04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/BenoitSTRCD03,
author = {Pascal Benoit and
Gilles Sassatelli and
Lionel Torres and
Michel Robert and
Gaston Cambon and
Didier Demigny},
editor = {Peter Y. K. Cheung and
George A. Constantinides and
Jos{\'{e}} T. de Sousa},
title = {A Novel Approach for Architectural Model Characterization. An Example
through the Systolic Ring},
booktitle = {Field Programmable Logic and Application, 13th International Conference,
{FPL} 2003, Lisbon, Portugal, September 1-3, 2003, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {2778},
pages = {722--732},
publisher = {Springer},
year = {2003},
url = {https://doi.org/10.1007/978-3-540-45234-8\_70},
doi = {10.1007/978-3-540-45234-8\_70},
timestamp = {Tue, 07 May 2024 20:11:13 +0200},
biburl = {https://dblp.org/rec/conf/fpl/BenoitSTRCD03.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/BenoitSTDRC03,
author = {Pascal Benoit and
Gilles Sassatelli and
Lionel Torres and
Didier Demigny and
Michel Robert and
Gaston Cambon},
title = {Metrics for Reconfigurable Architectures Characterization: Remanence
and Scalability},
booktitle = {17th International Parallel and Distributed Processing Symposium {(IPDPS}
2003), 22-26 April 2003, Nice, France, CD-ROM/Abstracts Proceedings},
pages = {176},
publisher = {{IEEE} Computer Society},
year = {2003},
url = {https://doi.org/10.1109/IPDPS.2003.1213324},
doi = {10.1109/IPDPS.2003.1213324},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/BenoitSTDRC03.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/MesquitaTMSR03,
author = {Daniel Mesquita and
Lionel Torres and
Fernando Gehm Moraes and
Gilles Sassatelli and
Michel Robert},
editor = {Manfred Glesner and
Ricardo Augusto da Luz Reis and
Hans Eveking and
Vincent John Mooney III and
Leandro Soares Indrusiak and
Peter Zipf},
title = {Are coarse grain reconfigurable architectures suitable for cryptography?},
booktitle = {{IFIP} VLSI-SoC 2003, {IFIP} {WG} 10.5 International Conference on
Very Large Scale Integration of System-on-Chip, Darmstadt, Germany,
1-3 December 2003},
pages = {276--281},
publisher = {Technische Universit{\"{a}}t Darmstadt, Insitute of Microelectronic
Systems},
year = {2003},
timestamp = {Thu, 07 Oct 2004 09:29:26 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/MesquitaTMSR03.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/SassatelliTBGDCG02,
author = {Gilles Sassatelli and
Lionel Torres and
Pascal Benoit and
Thierry Gil and
Camille Diou and
Gaston Cambon and
J{\'{e}}r{\^{o}}me Galy},
title = {Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture
for {DSP} Applications},
booktitle = {2002 Design, Automation and Test in Europe Conference and Exposition
{(DATE} 2002), 4-8 March 2002, Paris, France},
pages = {553--558},
publisher = {{IEEE} Computer Society},
year = {2002},
url = {https://doi.org/10.1109/DATE.2002.998355},
doi = {10.1109/DATE.2002.998355},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/SassatelliTBGDCG02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/SassatelliTGCD01,
author = {Gilles Sassatelli and
Lionel Torres and
J{\'{e}}r{\^{o}}me Galy and
Gaston Cambon and
Camille Diou},
editor = {Gordon J. Brebner and
Roger F. Woods},
title = {The Systolic Ring: {A} Dynamically Reconfigurable Architecture for
Embedded Systems},
booktitle = {Field-Programmable Logic and Applications, 11th International Conference,
{FPL} 2001, Belfast, Northern Ireland, UK, August 27-29, 2001, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {2147},
pages = {409--419},
publisher = {Springer},
year = {2001},
url = {https://doi.org/10.1007/3-540-44687-7\_42},
doi = {10.1007/3-540-44687-7\_42},
timestamp = {Sat, 19 Oct 2019 20:15:05 +0200},
biburl = {https://dblp.org/rec/conf/fpl/SassatelliTGCD01.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ifip10-5/SassatelliTBCRG01,
author = {Gilles Sassatelli and
Lionel Torres and
Pascal Benoit and
Gaston Cambon and
Michel Robert and
J{\'{e}}r{\^{o}}me Galy},
editor = {Michel Robert and
Bruno Rouzeyre and
Christian Piguet and
Marie{-}Lise Flottes},
title = {Dynamically Reconfigurable Architectures for Digital Signal Processing
Applications},
booktitle = {{SOC} Design Methodologies, {IFIP} {TC10/WG10.5} Eleventh International
Conference on Very Large Scale Integration of Systems-on/Chip (VLSI-SOC'01),
December 3-5, 2001, Montpellier, France},
series = {{IFIP} Conference Proceedings},
volume = {218},
pages = {63--74},
publisher = {Kluwer},
year = {2001},
timestamp = {Tue, 13 Aug 2002 16:01:37 +0200},
biburl = {https://dblp.org/rec/conf/ifip10-5/SassatelliTBCRG01.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/rsp/SassatelliCGT01,
author = {Gilles Sassatelli and
Gaston Cambon and
J{\'{e}}r{\^{o}}me Galy and
Lionel Torres},
title = {A Dynamically Reconfigurable Architecture for Embedded Systems},
booktitle = {12th {IEEE} International Workshop on Rapid System Prototyping {(RSP}
2001), 25-27 June 2001, Monterey, CA, {USA}},
pages = {32--37},
publisher = {{IEEE} Computer Society},
year = {2001},
url = {https://doi.org/10.1109/IWRSP.2001.933835},
doi = {10.1109/IWRSP.2001.933835},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/rsp/SassatelliCGT01.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ifip10-5/RaimbaultSCRPT99,
author = {S. Raimbault and
Gilles Sassatelli and
Gamille Cambon and
Michel Robert and
S{\'{e}}bastien Pillement and
Lionel Torres},
editor = {L. Miguel Silveira and
Srinivas Devadas and
Ricardo Augusto da Luz Reis},
title = {Embedded Systems Design And Verification: Reuse Oriented Prototyping
Methodologies},
booktitle = {{VLSI:} Systems on a Chip, {IFIP} {TC10/WG10.5} Tenth International
Conference on Very Large Scale Integration {(VLSI} '99), December
1-4, 1999, Lisbon, Portugal},
series = {{IFIP} Conference Proceedings},
volume = {162},
pages = {407--414},
publisher = {Kluwer},
year = {1999},
timestamp = {Mon, 14 Oct 2002 13:30:59 +0200},
biburl = {https://dblp.org/rec/conf/ifip10-5/RaimbaultSCRPT99.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-05-08 23:27 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
