default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDThe Journal of VLSI Signal Processing, Volume 5
Volume 5, Number 1, January 1993
- Tomás Lang, Jaime H. Moreno
:
Introduction. 6 - Jens Franzen:
A design method for on-line reconfigurable array processors. 21-35 - V. Hecht, Karsten Rönner, Peter Pirsch:
A defect-tolerant systolic array implementation for real time image processing. 37-47 - José L. Hueso, Gloria Martínez, Vicente Hernández:
A systolic algorithm for the triangular Stein equation. 49-55 - Mohammed Ahmed Ghouse:
2D grid architectures for the DFT and the 2D DFT. 57-74 - Ross A. W. Smith, Gerald E. Sobelman, George Luk, Koichi Suda, Jeff Bracken:
A programmable floating-point cell for systolic signal processing. 75-83 - Robert Cypher, C. Bernard Shung:
Generalized trace-back techniques for survivor memory management in the Viterbi algorithm. 85-94 - John A. Canaris:
A VLSI architecture for the real time computation of discrete trigonometric transforms. 95-104
Volume 5, Numbers 2-3, April 1993
- Takao Nishitani, Peng H. Ang, Francky Catthoor:
Introduction. 113 - Tatsuo Ishiguro:
VLSI in picture coding. 115-120 - Robert Forchheimer, Keping Chen, Christer Svensson, Anders Ödmark:
Single-chip image sensors with a digital processor array. 121-131 - Hiroyuki Nakahira, Masakatsu Maruyama, Hideshi Ueda, Haruyasu Yamada:
An image processing system using Image Signal Multiprocessors (ISMPs). 133-140 - Peter A. Ruetz, Po Tong, Daniel Luthi, Peng H. Ang:
A video-rate JPEG chip set. 141-150 - Takashi Miyazaki, Takao Nishitani, Masato Edahiro, Ikuko Ono, Kaoru Mitsuhashi:
DCT/IDCT processor for HDTV developed with dsp silicon compiler. 151-158 - Klaus Gaedke, Hartwig Jeschke, Peter Pirsch:
A VLSI based MIMD architecture of a multiprocessor system for real-time video processing applications. 159-169 - Marc Engels, Rudy Lauwereins, J. A. Peperstraete, Arthur H. M. van Roermund:
Design of a processing board for a programmable multi-VSP system. 171-184 - Ji-Chien Lee, Bing J. Sheu, Rama Chellappa:
A VLSI neuroprocessor for image restoration using analog computing-based systolic architecture. 185-199 - Jef L. van Meerbergen, Paul E. R. Lippens, B. T. McSweeney, Wim F. J. Verhaegh, Albert van der Werf, A. van Zanten:
Architectural strategies for high-throughput applications. 201-220 - Toon Gijbels, Francky Catthoor, Luc Van Eycken, André Oosterlinck, Hugo De Man:
An application-specific architecture for the RBN-coder with efficient memory organization. 221-235 - Christian von Reventlow, Maati Talmi, Stefan Wolf, M. Ernst, K. Müller, C. Stoffers:
System considerations and the system level design of a chip set for real-time TV and HDTV motion estimation. 237-248 - Ravi K. Kolagotla, Shu-sun Yu, Joseph F. JáJá:
Systolic architectures for finite-state vector quantization. 249-259 - Robert L. Stevenson, George B. Adams, Leah H. Jamieson, Edward J. Delp:
Parallel implementation for iterative image restoration algorithms on a parallel DSP machine. 261-272 - Frederico Buchholz Maciel, Yoshikazu Miyanaga, Koji Tochinai:
An optimization technique for lowering the iteration bound of DSP programs. 273-282
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-12 23:10 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
