Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJournal of Instruction-Level Parallelism, Volume 3
Volume 3, 2001
- Michael S. Schlansker, Chris J. Newburn:
Guest Editors' Introduction.
- Amir Roth, Gurindar S. Sohi:
Squash Reuse via a Simplified Implementation of Register Integration. - Zhao Zhang, Zhichun Zhu, Xiaodong Zhang:
Breaking Address Mapping Symmetry at Multi-levels of Memory Heirarchy to Reduce DRAM Row-buffer Conflicts. - Hsien-Hsin S. Lee, Gary S. Tyson, Matthew K. Farrens:
Improving Bandwidth Utilization using Eager Writeback. - F. Jesús Sánchez, Antonio González:
Clustered Modulo Scheduling in a VLIW Architecture with Distributed Cache . - Michael C. Huang
, Jose Renau, Seung-Moon Yoo, Josep Torrellas:
The Design of DEETM: a Framework for Dynamic Energy Efficiency and Temperature Management. - Peter Rundberg, Per Stenström:
An All-Software Thread-Level Data Dependence Speculation System for Multiprocessors.
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2023-03-25 00:00 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
