![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
Integration, Volume 18
Volume 18, Number 1, December 1994
- Leon Stok:
Data path synthesis. 1-71 - Jason Cong, Yuzheng Ding:
On nominal delay minimization in LUT-based FPGA technology mapping. 73-94 - Francis Depuydt, Gert Goossens, Hugo De Man:
Scheduling with register constraints for DSP architectures. 95-120 - George Alexiou, Dimitrios Stiliadis, Nick Kanopoulos:
On the design of a high-performance, expandable, sorting engine. 121-135
Volume 18, Numbers 2-3, June 1995
- Sebastian T. J. Fenn, David Taylor, Mohammed Benaissa:
A dual basis bit-serial systolic multiplier for GF(2m). 139-149 - Kenneth J. Schultz, P. Glenn Gulak:
Architectures for large-capacity CAMs. 151-171 - Jing Lee, Jung-Hua Chou, Shen-Li Fu:
Reliability and wirability optimizations for module placement on a convectively cooled printed wiring board. 173-186 - Jamel M. Tahir, Satnam Singh Dlay, Raouf N. Gorgui-Naguib, Oliver R. Hinton:
Fault tolerant arithmetic unit using duplication and residue codes. 187-200 - Bernd Becker
, Ralf Hahn
, Joachim Hartmann, Uwe Sparmann:
On the testability of iterative logic arrays. 201-218
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.