default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDFormal Methods in System Design, Volume 9
Volume 9, Number 1/2, August 1996
- Kurt Jensen:
Condensed State Spaces for Symmetrical Coloured Petri Nets. 7-40 - C. Norris Ip, David L. Dill:
Better Verification Through Symmetry. 41-75 - Edmund M. Clarke, Somesh Jha, Reinhard Enders, Thomas Filkorn:
Exploiting Symmetry in Temporal Logic Model Checking. 77-104 - E. Allen Emerson, A. Prasad Sistla:
Symmetry and Model Checking. 105-131
Volume 9, Number 3, 1996
- Alexandre Yakovlev, Luciano Lavagno, Alberto L. Sangiovanni-Vincentelli:
A Unified Signal Transition Graph Model for Asynchronous Control Circuit Synthesis. 139-188 - Alexandre Yakovlev, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Marta Pietkiewicz-Koutny:
On the Models for Asynchronous Circuit Behaviour with OR Causality. 189-233 - Leo Marcus:
The Incorporation of Testing into Formal Verification: Direct, Modular, and Hierarchical Correctness Degrees. 235-261 - Tommaso Bolognesi:
Regrouping Parallel Processes. 263-302
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-08 20:37 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
