default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSAMOS 2024 - Part I: Samos, Greece
- Luigi Carro, Francesco Regazzoni, Christian Pilato:
Embedded Computer Systems: Architectures, Modeling, and Simulation - 24th International Conference, SAMOS 2024, Samos, Greece, June 29 - July 4, 2024, Proceedings, Part I. Lecture Notes in Computer Science 15226, Springer 2025, ISBN 978-3-031-78376-0 - Lukas Miedema
, Dolly Sapra, Petr Novobilsky, Sebastian Altmeyer, Clemens Grelck, Andy D. Pimentel:
FAA+RTS: Designing Fault-Aware Adaptive Real-Time Systems - From Specification to Execution -. 1-17 - Kameswar Rao Vaddina, Florian Brandner, Gérard Memmi, Pierre Jouvelot:
Experimental Assessment and Biaffine Modeling of the Impact of Ambient Temperature on SoC Power Requirements. 18-33 - Anmol Surhonne, Haitham S. Fawzi, Florian Maurer, Oliver Lenke, Michael Meidinger, Thomas Wild, Andreas Herkersdorf:
EPIC-Q: Equivalent-Policy Invariant Comparison Enhanced Transfer Q-learning for Run-Time SoC Performance-Power Optimization. 34-45 - Francesco Daghero, Alessio Burrello, Massimo Poncino, Enrico Macii, Daniele Jahier Pagliari:
Accelerating Depthwise Separable Convolutions on Ultra-Low-Power Devices. 46-58 - Alexander Louis-Ferdinand Jung, Jannik Steinmetz, Jonathan Gietz, Konstantin Lübeck, Oliver Bringmann:
It's All About PR - Smart Benchmarking AI Accelerators Using Performance Representatives. 59-75 - Yizhi Chen, Wenyao Zhu, Zhonghai Lu:
Travel Time-Based Task Mapping for NoC-Based DNN Accelerator. 76-92 - Lars Nolte, Tim Twardzik, Camille Jalier, Jiyuan Shi, Thomas Wild, Andreas Herkersdorf:
HW-EPOLL: Hardware-Assisted User Space Event Notification for Epoll Syscall. 93-107 - Andreas Hager-Clukas, Jonathan Schröter, Stefan Wallentowitz:
SIZALIZER: Multilevel Analysis Framework for Object Size Optimization. 108-121 - Markus Krahl, Matthias Güdemann, Stefan Wallentowitz:
SafeFloatZone: Identify Safe Domains for Elementary Functions. 122-137 - Daniel Köhler, Frank Meinl, Holger Blume:
Radar Object Detection on a Vector Processor Using Sparse Convolutional Neural Networks. 138-154 - Ilias Papalamprou, Giorgos Armeniakos, Ioannis Stratakos, George Lentaris, Dimitrios Soudris:
Optimizing QAM Demodulation with NEON SIMD and Algorithmic Approximation Techniques. 155-166 - Sven Gesper, Daniel Köhler, Gia Bao Thieu, Jasper Homann, Frank Meinl, Holger Blume, Guillermo Payá-Vayá:
A Novel Chaining-Based Indirect Addressing Mode in a Vertical Vector Processor. 167-182 - Jasmin Jahic, Matheus Bortoloti:
AutoSync Framework for Expressing Synchronization Intentions in Multithreaded Programs. 183-198 - Daniel Reiser, Johannes Knödtel, Liliia Almeeva, Jianan Wen, Andrea Baroni, Milos Krstic, Marc Reichenbach:
HyRPF: Hybrid RRAM Prototyping on FPGA. 199-215 - Rafael Fão de Moura, Michael G. Jordan, Luigi Carro:
GLoRia: An Energy-Efficient GPU-RRAM System Stack for Large Neural Networks. 216-229 - Leonard David Bereholschi, Mikail Yayla, Jian-Jia Chen, Kuan-Hsun Chen, Asif Ali Khan:
Evaluating the Impact of Racetrack Memory Misalignment Faults on BNNs Performance. 230-245 - Moritz Weißbrich, Germain Seidlitz, Guillermo Payá-Vayá:
NanoSoftController: A Minimal Soft Processor for System State Control in FPGA Systems. 246-261
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-06-08 15:48 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
