default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID18th MTV 2017: Austin, TX, USA
- 18th International Workshop on Microprocessor and SOC Test and Verification, MTV 2017, Austin, TX, USA, December 11-12, 2017. IEEE Computer Society 2017, ISBN 978-1-5386-3351-9
Test Generation and Verification
- Khaled Salah:
A Unified UVM Architecture for Flash-Based Memory. 1-4 - Madhukarreddy Pappireddy, Bipin Ravi:
SequenceLanguage: A Constraint Random MP-RIS Generation Framework. 5-9 - Mikhail M. Chupilko, Alexander Kamkin
, Artem Kotsynyak, Alexander Protsenko, Sergey A. Smolov, Andrei Tatarnikov:
Maintaining ISA Specifications in MicroTESK Test Program Generator. 10-14 - Martin Fajcik, Pavel Smrz, Marcela Zachariásová:
Automation of Processor Verification Using Recurrent Neural Networks. 15-20 - Kaushik Gopalakrishnan, Bipin Ravi:
Anvil: Best in Class Multiprocessor Coherency Verification Tool. 21-25 - Ahmed Wahba, Justin Hohnerlein, Farhan Rahman, Li-C. Wang:
Dynamic Exerciser Template Weighting in x86 Processor Verification. 26-31 - Jack Lawrence Mason:
Validation of Context Preserving Thread-Level Speculative Execution Using N-Queens: Comparison of Non-CPSE and CPSE-enabled Applications. 32-34 - Ahmed Abdel-Haleem, Magdy A. El-Moursy:
TLM Virtual Platform for Fast and Accurate Power Estimation. 35-38 - Anand Raman, Yorgos Koutsoyannopoulos, Magdy Abadir:
Electromagnetic (EM) Crosstalk Failures and Symptoms in SoC Designs. 39-44
Security
- Liting Yu, Xiaoxiao Wang, Fahim Rahman, Mark M. Tehranipoor:
iPUF: Interconnect PUF with Self-Masking Circuit for Performance Enhancement. 45-50 - Fahim Rahman, Mohammad Farmani, Mark M. Tehranipoor, Yier Jin:
Hardware-Assisted Cybersecurity for IoT Devices. 51-56 - Siroos Madani, Magdy A. Bayoumi:
A Security-Aware Pre-partitioning Technique for 3D Integrated Circuits. 57-61 - Wei Hu, Armaiti Ardeshiricham, Ryan Kastner:
Identifying and Measuring Security Critical Path for Uncovering Circuit Vulnerabilities. 62-67 - Mark Nelson, Peter-Michael Seidel:
Modeling and Analysis of Secure Processor Extensions Based on Actor Networks. 68-73
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-04 20:06 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
